| |
|
 |
Integrated Silicon Solution
|
| Part No. |
IS42S32800D
|
| OCR Text |
...chip select ras row address strobe command cas column address strobe command v dd dq0 v dd q dq1 dq2 v ss q dq3 dq4 v dd q dq5 dq6 v ss q dq7 nc v dd dqm0 we cas ras cs a11 ba0 ba1 a10 a0 a1 a2 dqm2 v dd nc dq16 v ss q dq17 dq18 v... |
| Description |
8M x 32 256Mb SYNCHRONOUS DRAM
|
| File Size |
862.59K /
60 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Elpida Memory, Inc.
|
| Part No. |
EBE21RD4AGFA-5C-E EBE21RD4AGFA-6E-E
|
| OCR Text |
...- pipelined architecture. data strobe (dqs and /dqs) both for read and write are available for high speed and reliable data bus design. by setting extended mode register, the on-chip delay locked loop (dll) can be set enable or disabl... |
| Description |
2GB Registered DDR2 SDRAM DIMM (256M words x 72 bits, 2 Ranks)
|
| File Size |
178.21K /
23 Page |
View
it Online |
Download Datasheet |
| |
|
|
Elpida Memory, Inc.
|
| Part No. |
EBE51ED8ABFA-5C-E EBE51ED8ABFA-4A-E
|
| OCR Text |
...- pipelined architecture. data strobe (dqs and /dqs) both for read and write are available for high speed and reliable data bus design. by setting extended mode register, the on-chip delay locked loop (dll) can be set enable or disabl... |
| Description |
512MB Unbuffered DDR2 SDRAM DIMM (64M words x 72 bits, 1 Rank)
KPT SERIES 512MB的无缓冲DDR2 SDRAM DIMM内存400字72位，1个等级）
|
| File Size |
164.63K /
22 Page |
View
it Online |
Download Datasheet |
| |
|
|
INTEGRATED SILICON SOLUTION INC
|
| Part No. |
IS41LV8200A-50J
|
| OCR Text |
...e output enable ras row address strobe cas column address strobe v dd power gnd ground nc no connection pin configuration 28 pin soj
2 integrated silicon solution, inc. ? 1-800-379-4774 rev. c 04/13/05 is41lv8200a issi ? functional bloc... |
| Description |
2M X 8 EDO DRAM, 50 ns, PDSO28
|
| File Size |
126.75K /
20 Page |
View
it Online |
Download Datasheet |
| |
|
|
Elpida Memory, Inc.
|
| Part No. |
EBE51ED8AEFA-5C-E EBE51ED8AEFA-4A-E
|
| OCR Text |
...- pipelined architecture. data strobe (dqs and /dqs) both for read and write are available for high speed and reliable data bus design. by setting extended mode register, the on-chip delay locked loop (dll) can be set enable or disabl... |
| Description |
512MB Unbuffered DDR2 SDRAM DIMM (64M words x 72 bits, 1 Rank)
LJT 5C 5#16 SKT RECP
|
| File Size |
179.74K /
22 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
