| |
|
 |
IDT
|
| Part No. |
IDT5T9950
|
| OCR Text |
... hard-wired to appropriate high-mid-low levels. when the soe pin is held low, all the outputs are synchronously enabled. however, if soe is held high, all the outputs except 2q0 and 2q1 are synchronously disabled. the lock output asser... |
| Description |
2.5V Programmable Skew PLL Clock Driver Turboclock II Jr.
|
| File Size |
67.86K /
9 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
IDT
|
| Part No. |
IDT5T9955BFI IDT5T9955BFI8
|
| OCR Text |
... hard-wired to appropriate high-mid-low levels. the feedback input allows divide-by-functionality from 1 to 12 through the use of the xds[1:0] inputs. this provides the user with frequency multiplication from 1 to 12 without using divided... |
| Description |
2.5V Programmable Skew Dual PLL Clock Driver Turboclock II
|
| File Size |
125.06K /
11 Page |
View
it Online |
Download Datasheet |
| |
|
|
SANYO
|
| Part No. |
LC75827E LC75827W
|
| OCR Text |
...l 3 p1 to p12: i o = 1 ma 0.9 v mid 1 com1 to com4: 1/2 bias, i o = 100 a 1/2 v lcd C 0.9 1/2 v lcd + 0.9 v mid 2 s1 to s51: 1/3 bias, i o = 20 a 2/3 v lcd C 0.9 2/3 v lcd + 0.9 output middle level voltage * 1 v mid 3 s1 to s51: 1/3... |
| Description |
LCD Display Drivers: 1/3 duty 1/4 duty LCD display driver
|
| File Size |
266.56K /
27 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
