|
|
|
Integrated Device Techn...
|
Part No. |
9DML0441
|
OCR Text |
...00mhz low-power hcsl (lp-hcsl) dif pairs ? 9dml0441 default z out = 100 ? ? 9dml0451 default z out = 85 ? ? 9dml04p1 factory programmable defaults ? see an-891 for easy termination to other logic levels features ? direct connection to ... |
Description |
2:4 3.3V PCIe Clock Mux
|
File Size |
227.48K /
10 Page |
View
it Online |
Download Datasheet |
|
|
|
Integrated Device Techn...
|
Part No. |
9DBV0441 9DBV0441AKILF
|
OCR Text |
...4 ? 1-200hz low-power (lp) hcsl dif pairs w/z o =100 ? key specifications ? dif cycle-to-cycle jitter <50ps ? dif output-to-output skew <50ps ? dif additive phase jitter is <100fs rms for pcie gen3 ? dif additive phase jitter <300fs rms... |
Description |
4 O/P 1.8V PCIe Gen1-2-3 ZDB/FOB
|
File Size |
207.27K /
17 Page |
View
it Online |
Download Datasheet |
|
|
|
Integrated Circuit Syst... Integrated Device Techn...
|
Part No. |
9DBV0431
|
OCR Text |
...4 - 1-200hz low-power (lp) hcsl dif pairs w/z o =100ohms key specifications ? dif cycle-to-cycle jitter <50ps ? dif output-to-output skew <50ps ? dif additive phase jitter is <100fs rms for pcie gen3 ? dif additive phase jitter <300fs ... |
Description |
LP-HCSL outputs save 8 resistors; minimal board space and BOM cost HCSL compatible differential input
|
File Size |
208.15K /
17 Page |
View
it Online |
Download Datasheet |
|
|
|
Integrated Device Techn...
|
Part No. |
9DBV0241
|
OCR Text |
...power hcsl-compatible (lp-hcsl) dif pairs w/z o =100 ? key specifications ? dif cycle-to-cycle jitter <50ps ? dif output-to-output skew <50ps ? dif additive phase jitter is <100fs rms for pcie gen3 ? dif additive phase jitter <300fs rms (... |
Description |
SMBus-selectable features
|
File Size |
307.15K /
17 Page |
View
it Online |
Download Datasheet |
|
|
|
Integrated Circuit Syst...
|
Part No. |
9DBV0241
|
OCR Text |
...power hcsl-compatible (lp-hcsl) dif pairs w/z o =100 ? key specifications ? dif cycle-to-cycle jitter <50ps ? dif output-to-output skew <50ps ? dif additive phase jitter is <100fs rms for pcie gen3 ? dif additive phase jitter <300fs rms (... |
Description |
slew rate for each output
|
File Size |
307.06K /
17 Page |
View
it Online |
Download Datasheet |
|
|
|
Integrated Circuit Syst... Integrated Device Techn...
|
Part No. |
9DBV0231
|
OCR Text |
... ? 1-200mhz low-power (lp) hcsl dif pairs key specifications ? dif cycle-to-cycle jitter <50ps ? dif output-to-output skew <50ps ? dif additive phase jitter is <100fs rms for pcie gen3 ? dif additive phase jitter <300fs rms (12k-20mhz) ... |
Description |
slew rate for each output SMBus-selectable features
|
File Size |
302.62K /
17 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|