| |
|
 |
Alliance Semiconductor, Corp.
|
| Part No. |
AS7C3128PFS36A AS7C3128PFS32 AS7C3128PFS36A-4TQC AS7C3128PFS32A-4TQC AS7C3128PFS36A-3.5TQC AS7C3128PFS32A-3.5TQC AS7C3128PFS32A-3.8TQC AS7C3128PFS36A-3.8TQC AS7C3128PFS36A-5TQC AS7C3128PFS32A-5TQC AS7C3128PFS32-3.5TQC AS7C3128PFS32-3.8TQC AS7C3128PFS32-4TQC AS7C3128PFS32-5TQC AS7C3128PFS36AP-3.5TQC
|
| OCR Text |
... 36 36 17 15 17 17 gwe bwe bw d adv adsc adsp clk ce0 ce1 ce2 bw c bw b bw a oe a[16:0] zz lbo oe le ft clk clk pin arrangement dqpc/nc dqc ...cmos standby current (dc) 5555ma advance information
? 2 alliance semiconductor 6/8/00 as7c3128pf... |
| Description |
128K x 36 synchronous SRAM, 133 MHz
128K x 36 synchronous SRAM, 150 MHz
128K x 36 synchronous SRAM, 166 MHz
128K x 32 synchronous SRAM, 100 MHz
128K x 32 synchronous SRAM, 133 MHz
128K x 32 synchronous SRAM, 150 MHz
128K x 32 synchronous SRAM, 166 MHz
128K X 32 STANDARD SRAM, 5 ns, PQFP100 14 X 20 MM, TQFP-100
128K X 36 STANDARD SRAM, 5 ns, PQFP100 14 X 20 MM, TQFP-100
128K X 36 STANDARD SRAM, 3.8 ns, PQFP100 14 X 20 MM, TQFP-100
128K X 32 STANDARD SRAM, 3.8 ns, PQFP100 14 X 20 MM, TQFP-100
128K X 32 STANDARD SRAM, 3.5 ns, PQFP100 14 X 20 MM, TQFP-100
128K X 36 STANDARD SRAM, 3.5 ns, PQFP100 14 X 20 MM, TQFP-100
128K X 32 STANDARD SRAM, 4 ns, PQFP100 14 X 20 MM, TQFP-100
128K X 36 STANDARD SRAM, 4 ns, PQFP100 14 X 20 MM, TQFP-100
128K x 32/36 synchronous SRAM
|
| File Size |
156.71K /
9 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
SAMSUNG ELECTRONICS
|
| Part No. |
K1B3216BDD
|
| OCR Text |
... (address latch type and low adv type) ? supports sync. burst read / sync. burst write mode - supports 4 word / 8 word / 16 word burs...cmos technology using one transistor memory cell. the device supports the traditional sram like asy... |
| Description |
2Mx16 bit Synchronous Burst Uni-Transistor Random Access Memory
|
| File Size |
798.29K /
42 Page |
View
it Online |
Download Datasheet |
| |
|
|
CYPRESS SEMICONDUCTOR CORP
|
| Part No. |
GVT71128ZC36T-6
|
| OCR Text |
... and ce 2 ), cycle start input (adv/ld ), clock enable (cke ), byte write enables (bwa , bwb , bwc , and bwd ), and read-write control (r/w ...cmos process, and is packaged in a jedec standard 14-mm x 20-mm 100-pin plastic quad flat- pack (tqf... |
| Description |
128K X 36 ZBT SRAM, 4.5 ns, PQFP100
|
| File Size |
268.98K /
16 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
