| |
|
 |
quicklogic
|
| Part No. |
QL5130
|
| OCR Text |
...es, the address is presented on usr_Addr_WrData[31:0] at the same time usr_Adr_Valid is active. During target write transactions, this port also presents valid write data to the PCI configuration space or user logic when usr_Adr_Inc is acti... |
| Description |
33 MHz/32-Bit PCI Target with Embedded
Programmable Logic and Dual Port SRAM
|
| File Size |
704.61K /
24 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
quicklogic
|
| Part No. |
QL5020
|
| OCR Text |
...gnals Signal I/O Description
usr_Addr_WrData [31:0]
Target address and data from target Writes. During all target accesses, the address will be presented on usr_Addr_WrData[31:0] and simultaneously, O usr_Adr_Valid will be active. Dur... |
| Description |
33 MHz/32-bit PCI with Embedded Programmable Logic
|
| File Size |
584.44K /
21 Page |
View
it Online |
Download Datasheet |
| |
|
|
quicklogic
|
| Part No. |
QL5032
|
| OCR Text |
...YN_D1 PCI_STOPN_D1 PCI_IDSEL_D1 usr_WrReq usr_Write Cfg_Write usr_Addr_WrData[31:0] usr_CBE[3:0] usr_Adr_Valid usr_Adr_Inc usr_Last_Cycle_D1 usr_TRDYN usr_STOPN usr_Devsel Cfg_PERR_Det Cfg_SERR_Sig Cfg_MstPERR_Det Master Mst_WrData_Rdy Mst_... |
| Description |
33 MHz/32-bit PCI Master/Target with Embedded Programmable Logic and dual Port SRAM
|
| File Size |
498.14K /
17 Page |
View
it Online |
Download Datasheet |
| |
|
|
quicklogic
|
| Part No. |
QL5232
|
| OCR Text |
...YN_D1 PCI_STOPN_D1 PCI_IDSEL_D1 usr_WrReq usr_Write Cfg_Write usr_Addr_WrData[31:0] usr_CBE[3:0] usr_Adr_Valid usr_Adr_Inc usr_Last_Cycle_D1 usr_TRDYN usr_STOPN usr_Devsel Cfg_PERR_Det Cfg_SERR_Sig Cfg_MstPERR_Det Master Mst_WrData_Rdy Mst_... |
| Description |
33 MHz/32-bit PCI Master/Target with Embedded Programmable Logic and dual Port SRAM
|
| File Size |
550.30K /
18 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
