| |
|
 |
Microsemi, Corp.
Datatronic Distribution, Inc
|
| Part No. |
M1033-11-156.2500 M1033-11-155.5200
|
| OCR Text |
...non-revertive) reference clock reselection upon clock failure acknowledge pin ( ref_ack pin) indicates the actively selected reference input phase build-out only upon mux reselection option (pbom) pin-selectable feedback and refer... |
| Description |
VCSO BASED CLOCK PLL WITH AUTOSWITCH 才能开发出复杂基于时钟锁相环AUTOSWITCH
|
| File Size |
200.29K /
14 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Integrated Device Technology, Inc.
INTEGRATED DEVICE TECHNOLOGY INC
|
| Part No. |
M1033-11-173.3708LF M1034-11-173.3708LF M1034-11I161.1328LF M1034-16I161.1328LF M1034-16I173.3708LF M1034-11I173.3708LF M1033-11I161.1328LF M1034-16-173.3708LF M1033-11I156.2500LF M1033-11-155.5200LF M1034-11-156.2500LF M1034-11-125.0000 M1034-11-125.0000LF M1033-16I167.2820 M1033-16-167.2820LF M1033-11-167.2820LF
|
| OCR Text |
...non-revertive) reference clock reselection upon clock failure acknowledge pin ( ref_ack pin) indicates the actively selected reference input phase build-out only upon mux reselection option (pbom) pin-selectable feedback and refer... |
| Description |
1033 SERIES, PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), CQCC36 9 X 9 MM, CERAMIC, LCC-36
1034 SERIES, PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), CQCC36 9 X 9 MM, CERAMIC, LCC-36
|
| File Size |
199.16K /
14 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
M2004-X1
|
| OCR Text |
... to ensure that reference clock reselection does not disrupt the output clock. A fixed Narrow Loop Bandwidth feature (Fixed NBW) is included in the some of the device variants.
M1 M2 M3 M4 M5 VCC DNC DNC DNC
27 26 25 24 23 22 21 20 19... |
| Description |
SAW PLL Frequency Translation Family with Hitless Switching options
|
| File Size |
73.58K /
1 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
M2004-X2
|
| OCR Text |
... to ensure that reference clock reselection does not disrupt the output clock. A fixed Narrow Loop Bandwidth feature (Fixed NBW) is included in the some of the device variants.
28 29 30 31 32 33 34 35 36
M2004-x2
(Top View)
18 17 ... |
| Description |
SAW PLL Frequency Translation Family with Hitless Switching options
|
| File Size |
70.22K /
1 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICST
|
| Part No. |
M1025 M1026
|
| OCR Text |
...(non-revertive) reference clock reselection upon clock failure Acknowledge pin (REF_ACK pin) indicates the actively selected reference input Hitless Switching (HS) options with or without Phase Build-out (PBO) to enable SONET (GR-253) /SD... |
| Description |
(M1025 / M1026) VCSO BASED CLOCK PLL
|
| File Size |
367.02K /
14 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Circuit Syst...
ICST[Integrated Circuit Systems]
INTEGRATED DEVICE TECHNOLOGY INC
|
| Part No. |
M2040 M2040-01I400.0000 M2040-01-400.0000 M2040-01I533.3334 M2040-01-533.3334
|
| OCR Text |
...(non-revertive) reference clock reselection upon clock failure; controlled PLL slew rate ensures normal system operation during reference reselection Acknowledge pin indicates the actively selected reference input Dual differential LVPECL... |
| Description |
FREQUENCY TRANSLATION PLL WITH AUTOSWITCH
SAW PLL for Fault Tolerant Computers with automatic reference clock reselection, Loss of Lock indicator, and Hitless Switching
PHASE LOCKED LOOP, 285 MHz, CQCC36
|
| File Size |
189.51K /
12 Page |
View
it Online |
Download Datasheet |
|
For
reselection Found Datasheets File :: 81 Search Time::1.64ms
Page :: | 1 | <2> | 3 | 4 | 5 | 6 | 7 | 8 | 9 | |
▲Up To
Search▲ |
|
Price and Availability
|
