Part Number Hot Search : 
MW7IC QPX112 RATIO A3123LT 20G227 UF200 2J0BD TC367
Product Description
Full Text Search
  pecl lvds cml Datasheet PDF File

For pecl lvds cml Found Datasheets File :: 312    Search Time::1.797ms    
Page :: | 1 | <2> | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |   

    NBSG16MNHTBG

ON Semiconductor
Part No. NBSG16MNHTBG
OCR Text ...and accept necl (negative ecl), pecl (positive ecl), hstl, lvttl, lvcmos, cml, or lvds. outputs are rsecl (reduced swing ecl), 400 mv. the v bb and v mm pins are internally generated voltage supplies available to this device only. the v b...
Description SiGe Differential Receiver/Driver

File Size 146.03K  /  12 Page

View it Online

Download Datasheet





    NBSG86ABAHTBG

Rectron Semiconductor
Part No. NBSG86ABAHTBG
OCR Text ...and accept necl (negative ecl), pecl (positive ecl), lvcmos/lvttl, cml, or lvds. the output level select (ols) input is used to program the peak ? to ? peak output amplitude between 0 and 800 mv in five discrete steps. the nbsg86a employs i...
Description
File Size 191.30K  /  14 Page

View it Online

Download Datasheet

    NBSG53AMNG NBSG53AMNR2G NBSG53A_06 NBSG53ABA NBSG53ABAEVB NBSG53ABAR2 NBSG53AMN NBSG53AMNR2 NBSG53A06

ONSEMI[ON Semiconductor]
Part No. NBSG53AMNG NBSG53AMNR2G NBSG53A_06 NBSG53ABA NBSG53ABAEVB NBSG53ABAR2 NBSG53AMN NBSG53AMNR2 NBSG53A06
OCR Text ...and accept NECL (Negative ECL), pecl (Positive ECL), LVCMOS/LVTTL, cml, or lvds. The OLS* input is used to program the peak-to-peak output amplitude between 0 and 800 mV in five discrete steps. The RESET and SELECT inputs are single-ended a...
Description 2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip−Flop/Clock Divider with Reset and OLS

File Size 150.51K  /  18 Page

View it Online

Download Datasheet

    NB6L11DT NB6L11DG

Rectron Semiconductor
Part No. NB6L11DT NB6L11DG
OCR Text ...75 ps typical rise/fall times ? pecl mode operating range: v cc = 2.375 v to 3.465 v with v ee = 0 v ? necl mode op rating range: v cc ...lvds, lvpecl, lvnecl, lcmos, lvttl and cml input compatible ? pb ? free packages are available 6l11...
Description 2.5 V/3.3 V Multilevel Input to Differential LVpecl/LVNECL 1:2 Clock or Data Fanout Buffer/Translator 6L SERIES, LOW SKEW CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8

File Size 358.40K  /  13 Page

View it Online

Download Datasheet

    NB7N017MMN NB7N017MMNR2G NB7N017M NB7N017MMNG NB7N017MMNR2

ONSEMI[ON Semiconductor]
Part No. NB7N017MMN NB7N017MMNR2G NB7N017M NB7N017MMNG NB7N017MMNR2
OCR Text ...gle-Ended Control Pins CMOS and pecl/NECL Compatible * Counter Programmed Using One of Two Single-Ended Words, Pa[0:7] and Pb[0:7], Stored i...lvds, LVTTL Input ECL, cml, LVCMOS, lvds, LVTTL Input CMOS, ECL Input Default State - - Low Single/D...
Description From old datasheet system
3.3V SiGe 8-Bit Dual Modulus Programmable Divider/Prescaler with cml Outputs

File Size 173.93K  /  20 Page

View it Online

Download Datasheet

    pmc
Part No. 2000453
OCR Text ...ed inputs and outputs are 3.3 V pecl/cml compatible. * Industrial temperature range (-40 C to +85 C). * 416 pin UBGA package. APPLICATIONS * ATM and Multiservice Switches, Routers, and Switch/Routers. * SONET/SDH Add/Drop Multiplexers w...
Description From old datasheet system

File Size 103.26K  /  2 Page

View it Online

Download Datasheet

    NBSG86AMNHTBG NBSG86A-14

ON Semiconductor
Part No. NBSG86AMNHTBG NBSG86A-14
OCR Text ...and accept necl (negative ecl), pecl (positive ecl), lvcmos/lvttl, cml, or lvds. the output level select (ols) input is used to program the peak?to?peak output amplitude between 0 and 800 mv in five discrete steps. the nbsg86a employs input...
Description 2.5V/3.3V SiGe Differential Smart Gate with Output Level Select

File Size 140.99K  /  17 Page

View it Online

Download Datasheet

    NBSG86A-18 NBSG86AMNHTBG

ON Semiconductor
Part No. NBSG86A-18 NBSG86AMNHTBG
OCR Text ...and accept necl (negative ecl), pecl (positive ecl), lvcmos/lvttl, cml, or lvds. the output level select (ols) input is used to program the peak?to?peak output amplitude between 0 and 800 mv in five discrete steps. the nbsg86a employs input...
Description SiGe Differential Smart Gate with Output Level Select

File Size 143.37K  /  17 Page

View it Online

Download Datasheet

    NBSG16

ON Semiconductor
Part No. NBSG16
OCR Text ...and accept necl (negative ecl), pecl (positive ecl), hstl, lvttl, lvcmos, cml, or lvds. output s are rsecl (reduced swing ecl), 400 mv. the v bb and v mm pins are internally generated voltage supplies available to this device only. the v...
Description 2.5V/3.3VSiGe Differential Receiver/Driver with RSECL* Outputs(B>RSECL输出.5V/3.3VSiGe差分接收驱动

File Size 188.77K  /  12 Page

View it Online

Download Datasheet

    M310X

MTRONPTI
Part No. M310X
OCR Text ...eries 5x7 mm, 3.3/2.5/1.8 volt, pecl/lvds/cml, vcxo ? featuring qik chip tm technology ? superior jitter performance (comparable to saw based) ? apr of 50 or 100ppm over industrial temperature range ? frequencies from 150 mhz to 1...
Description pecl/lvds/cml

File Size 345.91K  /  2 Page

View it Online

Download Datasheet

For pecl lvds cml Found Datasheets File :: 312    Search Time::1.797ms    
Page :: | 1 | <2> | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |   

▲Up To Search▲

 




Price and Availability




 
Price & Availability of pecl lvds cml

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X
0.61026883125305