| |
|
 |
STMicroelectronics N.V.
|
| Part No. |
STPCI2GDYI
|
| OCR Text |
...static design for dynamic clock control. n low power and system management modes. n optimized design for 2.5v operation. n sdram controller n 64-bit data bus. n up to 100mhz sdram clock speed. n integrated system memory, graphic frame memor... |
| Description |
PERIPHERAL (MULTIFUNCTION) controlLER 周边（多功能）控制器
|
| File Size |
1,337.52K /
105 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Tripp Lite. All Rights ...
|
| Part No. |
SMART5000XFMRXL
|
| OCR Text |
...tended shutdown, monitoring and control via local connected servers, plus any number of additional servers over ip communications ports supp...management for load shedding or remote reboot of individual devices 3 stage metered leds offer curre... |
| Description |
SmartPro 208-120V 5kVA 3.75kW Line-Interactive Sine Wave UPS, Extended Run, SNMP, Webcard, 3U Rack/Tower, USB, DB9 Serial
|
| File Size |
515.57K /
5 Page |
View
it Online |
Download Datasheet |
| |
|
|
SIEMENS AG
|
| Part No. |
Q67000-A9284-X201-K5 Q67000-A9310-A702
|
| OCR Text |
...le gate drive (1 a) C dual loop control (average current and voltage sensing) C leading edge triggered pulse width modulation C peak current...management C trailing edge triggered pulse width modulation C topologies of pwm converter are feed f... |
| Description |
High Performance Power Combi controller
|
| File Size |
326.66K /
39 Page |
View
it Online |
Download Datasheet |
| |
|
|
PHILIPS[Philips Semiconductors]
|
| Part No. |
PCD6003U PCD6003 PCD6003H
|
| OCR Text |
...k (RTC) Interface to the Memory control Block (MCB) The test registers CDTRx, PMTRx and TCTRL Interface to Timing and control Block (TICB) P...management support for battery and emergency operation, also allowing portable (voice memo) applicat... |
| Description |
Digital telephone answering machine chip
|
| File Size |
365.60K /
96 Page |
View
it Online |
Download Datasheet |
| |
|
|
WINBOND ELECTRONICS CORP
|
| Part No. |
W83194R-39A
|
| OCR Text |
...pectrum pll1 latch por stop 1/2 control logic config. reg. stop stop stop pci clock divider ~ ~ 6 4 2 13 5 48mhz 24mhz ioapic ref(0:1) cp...management input control mode, pin7 (latched input) pin 2 0 pci_stop# (input) 1 ref0 (output)
w831... |
| Description |
100MHZ 3-DIMM CLOCK
|
| File Size |
277.74K /
21 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
