| |
|
 |
Cypress
|
| Part No. |
CY7C1463BV33-133AXI
|
| OCR Text |
... synchronous byte write inputs, active low . qualified with we to conduct writes to the sram. sampled on the rising edge of clk. we input- synchronous write enable input, active low . sampled on the rising edge of clk if cen is active... |
| Description |
36-Mbit (2 M 18) Flow-Through SRAM with NoBLArchitecture
|
| File Size |
521.36K /
19 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Motorola
|
| Part No. |
MC68HC812A4CPV8 MC68HC812A4VPV8
|
| OCR Text |
...nous address status controller: active low, is used to latch a new external address. used to initiate a read, write or chip deselect. 84 adsp input synchronous address status processor: initiates read or chip deselect cycle (exception e chi... |
| Description |
16-bit microcontroller
|
| File Size |
230.58K /
16 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|