| |
|
 |
Infineon
|
| Part No. |
AP1632 AP163201
|
| OCR Text |
................................ 7 routines for SSC data transmission......................................................................... 8 Send data ........................................................................................... |
| Description |
Using the SSC (SPI) Interface in a Multimaster System
From old datasheet system
|
| File Size |
459.34K /
40 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
ON Semi
|
| Part No. |
MC44035 MC44030 ON1126
|
| OCR Text |
...ng sophisticated automatic test routines. A summary of the features available on the device is given below:
* * * * * * * * * * * * * * * * * *
Operation from a Single 5.0 V Supply; Low Current Consumption (Typically 150 mA) PAL/SECAM... |
| Description |
MULTISTANDARD VIDEO SIGNAL PROCESSOR WITH INTEGRATED CHROMA DELAY LINE
From old datasheet system
|
| File Size |
146.02K /
4 Page |
View
it Online |
Download Datasheet |
| |
|
|
MOTOROLA[Motorola, Inc]
|
| Part No. |
68HC908JB8FS
|
| OCR Text |
...g MC68HC908 On-Chip Programming routines * AN2093/D Creating Efficient C Code for the MC68HC08 * AN1219/D M68HC08 Integer Math routines * AN1218/D HC05 to HC08 Optimization * AN1837/D Non-Volatile Memory Technology Review * AN1752/D Data St... |
| Description |
Freescale Semiconductor, Inc.
|
| File Size |
225.16K /
2 Page |
View
it Online |
Download Datasheet |
| |
|
|
ATMEL[ATMEL Corporation]
|
| Part No. |
AT49LH00B4 AT49LH00B4-33TC AT49LH00B4-33JC
|
| OCR Text |
...ficiency allows additional BIOS routines to be developed and added while still maintaining the same overall device density. The memory array of the AT49LH00B4 can be sectored in two ways simply by using two different erase commands. Using o... |
| Description |
4-Megabit Top Boot, Bottom Partioned Firmware Hub and Low-Pin Count Flash Memory.
4-megabit Top Boot, Bottom Partitioned Firmware Hub and Low-Pin Count Flash Memory
|
| File Size |
265.78K /
36 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress
|
| Part No. |
CY3120J CY3120 3120
|
| OCR Text |
...ld reusable libraries of tested routines. As a result, the user can produce complex designs faster than with ordinary "flat" languages. VHDL also provides control over the timing of events or processes. VHDL has constructs that identify pro... |
| Description |
Warp2VHDL Compiler for CPLDs
From old datasheet system
|
| File Size |
121.82K /
6 Page |
View
it Online |
Download Datasheet |
| |
|
|
Zarlink
|
| Part No. |
ZL50212
|
| OCR Text |
...xecute M30, AK14 initialization routines, which preset all the Control and Status Registers to their default power-up values. Each reset pin controls a single processor. A user can connect all of them together if required. C6,V27,B5,AG5, Re... |
| Description |
288 Channel Voice Echo Canceller
|
| File Size |
704.18K /
42 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress
|
| Part No. |
CY3112J 3110
|
| OCR Text |
... build reusable files of tested routines. Verilog also provides control over the timing of events or processes. Verilog is a rich programming language. Its flexibility reflects the nature of modern digital systems and allows designers to cr... |
| Description |
Warp2 Verilog Development System for CPLDs DESIGN ENTRY COMPILATION VERFICA TION
From old datasheet system
|
| File Size |
94.00K /
5 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
