| |
|
 |
Atmel corp
|
| Part No. |
PC7410NBSP
|
| OCR Text |
... prediction 64-entry, 4-way set associative branch target instruction cache (BTIC) for eliminating branch delay slots Full hardware detection of dependencies (resolved in the execution units) Dispatch two instructions to eight independent u... |
| Description |
32-bit RISC Microprocessor, 400-450 MHZ
|
| File Size |
545.21K /
46 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Atmel
|
| Part No. |
TSC21020F 21020F
|
| OCR Text |
... data values. This two-way, set-associative cache holds 32 instructions. The cache is selective (only the instructions whose fetches conflict with program memory data accesses are cached), so the TSC21020F can perform a program memory data ... |
| Description |
Radiation Tolerant 32/40?Bit IEEE Floating?Point DSP Microprocessor
From old datasheet system
|
| File Size |
485.14K /
37 Page |
View
it Online |
Download Datasheet |
| |
|
|
Motorola
|
| Part No. |
MPC604E9QED MPC604E9QEC
|
| OCR Text |
...ents two 128-entry, two-way set associative translation lookaside buffers (TLBs), one for instructions and one for data, and provides support for demand-paged virtual memory address translation and variable-sized block translation. The TLBs... |
| Description |
PowerPC 604e RISC Microprocessor PID9q-604e Hardware Specification Advance Information
PowerPC 604e a RISC Microprocessor Family:
|
| File Size |
216.73K /
29 Page |
View
it Online |
Download Datasheet |
| |
|
|
Motorola
|
| Part No. |
MPC604E9VED MPC604E9VEC
|
| OCR Text |
...ents two 128-entry, two-way set associative translation lookaside buffers (TLBs), one for instructions and one for data, and provides support for demand-paged virtual memory address translation and variable-sized block translation. The TLBs... |
| Description |
PowerPC 604e RISC Microprocessor PID9v-604e Hardware Specification Advance Information
PowerPC 604e ? RISC Microprocessor Family:
|
| File Size |
123.99K /
30 Page |
View
it Online |
Download Datasheet |
| |
|
|
Fujitsu
|
| Part No. |
MB91110
|
| OCR Text |
...B instruction cache * 2 way set associative * 32 blocks / way, 4 entries (4 words) / block * Lock function : Residing in the specified program codes at cache DMA Controller (DMAC) * 5 channels * External external 2.5 access cycles / transf... |
| Description |
Micro controller 32-Bit FR Family
|
| File Size |
358.99K /
98 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
