|
|
 |
MAXIM[Maxim Integrated Products]
|
Part No. |
MAX9988EGP MAX9987 MAX9987EGP MAX9988
|
OCR Text |
...itters each integrate a passive two-way power splitter with highisolation input and output buffer amplifiers. These buffers are designed to provide the high output (+14dBm to +20dBm) necessary to drive the LO inputs of high-linearity passiv... |
Description |
14dBm to 20dBm LO Buffers/Splitters with ±1dB Variation 14dBm to 20dBm LO Buffers/Splitters with 【1dB Variation
|
File Size |
279.02K /
12 Page |
View
it Online |
Download Datasheet
|
|
|
 |
FREESCALE[Freescale Semiconductor, Inc]
|
Part No. |
MPC7447A_06
|
OCR Text |
...r denormalized numbers - Thirty-two 64-bit FPRs for single- or double-precision operands
MPC7447A RISC Microprocessor Hardware Specificatio...way set-associative instruction and data caches -- Pseudo least-recently-used (PLRU) replacement alg... |
Description |
RISC Microprocessor Hardware Specifications
|
File Size |
1,013.89K /
56 Page |
View
it Online |
Download Datasheet
|
|
|
 |
MOTOROLA[Motorola, Inc]
|
Part No. |
MPC750
|
OCR Text |
...architecture. This document has two parts: * * Part 1, "MPC750 Microprocessor Overview," provides an overview of MPC750 features, including ...way set-associative, physically addressed caches for instructions and data and independent instructi... |
Description |
MPC750 RISC Microprocessor
|
File Size |
311.09K /
31 Page |
View
it Online |
Download Datasheet
|
|
|
 |
QUICKLOGIC CORP
|
Part No. |
QL902M200-2PSN544C
|
OCR Text |
... sdrams, up to 256 mb total two chip selects operates at up to one-half cpu pipeline speed support for x16 and x32 external memory...way set associative. the data cache has lockout capability per cache line. on a cache miss, loads ... |
Description |
FPGA, 2016 CLBS, 533000 GATES, PBGA544
|
File Size |
703.84K /
106 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|