| |
|
 |
CYPRESS
|
| Part No. |
CY29351
|
| OCR Text |
...rence clock set by the feedback divider, see the Table 1. When PLL_EN is LOW, PLL is bypassed and the reference clock directly feeds the output dividers. This mode is fully static and the minimum input clock frequency specification does not... |
| Description |
2.5V or 3.3V, 200-MHz, 9-Output Zero Delay Buffer
|
| File Size |
285.93K /
9 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Motorola
|
| Part No. |
MPC8245ED MPC8245EC
|
| OCR Text |
...s operating frequencies and bus divider ratios - 32-bit address bus, 64-bit data bus - Supports full memory coherency - Decoupled address and data buses for pipelining of peripheral logic bus accesses - Store gathering on peripheral logic b... |
| Description |
Integrated Processor Hardware Specifications
From old datasheet system
|
| File Size |
317.13K /
60 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
