|
|
![](images/bg04.gif) |
![CY2305SXC-1 CY2305SXC-1H CY2305SXC-1HT CY2305SXC-1T CY2305SXI-1 CY2305SXI-1H CY2305SXI-1HT CY2305SXI-1T CY2309ZXC-1H CY2](Maker_logo/cypress_semiconductor.GIF)
Cypress Semiconductor, Corp.
|
Part No. |
CY2305SXC-1 CY2305SXC-1H CY2305SXC-1HT CY2305SXC-1T CY2305SXI-1 CY2305SXI-1H CY2305SXI-1HT CY2305SXI-1T CY2309ZXC-1H CY2309ZXC-1HT CY2305SZI-1 CY2309SZI-1 CY2305SZI-1H CY2309SZI-1H CY2305SZI-1HT CY2309SZI-1HT CY2305SZI-1T CY2309SZI-1T CY2309ZC-1HT CY2305SZC-1 CY2305SZC-1H CY2305SZC-1HT CY2305SZC-1T CY2309SZC-1 CY2309ZZC-1H CY2309ZZC-1HT CY2309ZXI-1H CY2309ZXI-1HT CY2309SXI-1 CY2309SXC-1 CY2309SXC-1H CY2309SI-1HT CY2309SZC-1H CY2309SZC-1HT CY2309SZC-1T CY230505 CY2309SXI-1H CY2309SI-1H CY2309SI-1T CY2309SXI-1T CY2309SXC-1T CY2309SXC-1HT CY2309SXI-1HT CY2309ZZI-1HT CY2309ZZI-1H
|
OCR Text |
...nductor Corporation Document #: 38-07140 Rev. *G
*
3901 North First Street
*
San Jose, CA 95134 * 408-943-2600 Revised August 4,...8V and 2.0V Measured between 0.8V and 2.0V Skew[6] All outputs equally loaded
Min. 10 10 40.0 - -... |
Description |
2309 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 0.150 INCH, LEAD FREE, MS-012, SOIC-16 2309 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 4.40 MM, LEAD FREE, MO-153, TSSOP-16 2305 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 0.150 INCH, LEAD FREE, MS-012, SOIC-8 Low-Cost 3.3V Zero Delay Buffer
|
File Size |
206.14K /
14 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
![CY2SSTV16857 CY2SSTV16857ZC CY2SSTV16857ZCT CY2SSTV16857ZI CY2SSTV16857ZIT CY2SSTV16857ZXC CY2SSTV16857ZXCT CY2SSTV16857](Maker_logo/cypress_semiconductor.GIF)
Cypress Semiconductor, Corp. CYPRESS SEMICONDUCTOR CORP
|
Part No. |
CY2SSTV16857 CY2SSTV16857ZC CY2SSTV16857ZCT CY2SSTV16857ZI CY2SSTV16857ZIT CY2SSTV16857ZXC CY2SSTV16857ZXCT CY2SSTV16857ZXI CY2SSTV16857ZXIT
|
OCR Text |
...4 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 D1 D2 VSS VDD D3 D4 D5 D6 D7 CLK CLK VDD VSS VREF RESET D8 D9 D10 ...8V, VREF = 1.15V or 1.35V, VDD = 2.7V VI = 2.7V or 0,VREF = 1.15V or 1.35V, VDD = 2.7V VI = 1.7V or ... |
Description |
14-Bit Registered Buffer PC2700-/PC3200-Compliant SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO48 0.240 INCH, MO-153, TSSOP2-48 14-Bit Registered Buffer PC2700-/PC3200-Compliant SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO48
|
File Size |
139.36K /
8 Page |
View
it Online |
Download Datasheet
|
|
![](images/findchips_sm.gif)
Price and Availability
|