| |
|
 |
Rochester Electronics
|
| Part No. |
MM74HC123AM MM74HC123AMTC MM74HC123AN MM74HC123ASJ
|
| OCR Text |
... a posi- tive, b, transition triggered input, either of which can be used as an inhibit input. also included is a clear input that when taken low resets the one shot. the mm74hc123a can be triggered on the positive transiti... |
| Description |
Dual Retriggerable Monostable Multivibrator Typical propagation delay: 25 ns
|
| File Size |
350.90K /
4 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
CYPRESS SEMICONDUCTOR CORP
|
| Part No. |
GVT71128ZC36T-6
|
| OCR Text |
...ntrol pin positive clock-edge triggered, address, data, and con- trol signal registers for fully pipelined applications interleaved or linear 4-word burst capability individual byte write (bwa ?bwd ) control (may be tied low) cke ... |
| Description |
128K X 36 ZBT SRAM, 4.5 ns, PQFP100
|
| File Size |
268.98K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
CYPRESS SEMICONDUCTOR CORP
|
| Part No. |
CY7C1329H-133AXC
|
| OCR Text |
... controlled by a positive-edge-triggered clock input (clk). the synchronous inputs include all addresses, all data inputs, address-pipelining chip enable (ce 1 ), depth-expansion chip enables (ce 2 and ce 3 ), burst control inputs (adsc... |
| Description |
2-Mbit (64K x 32) Pipelined Sync SRAM
|
| File Size |
714.86K /
17 Page |
View
it Online |
Download Datasheet |
| |
|
|
CYPRESS SEMICONDUCTOR CORP
|
| Part No. |
CY7C1298H-133AXI
|
| OCR Text |
... controlled by a positive-edge-triggered clock input (clk). the synchronous inputs include all addresses, all data inputs, address-pipelining chip enable (ce 1 ), depth-expansion chip enables (ce 2 and ce 3 ), burst control inputs (adsc ,... |
| Description |
1-Mbit (64K x 18) Pipelined DCD Sync SRAM
|
| File Size |
369.95K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
NXP
|
| Part No. |
SC18IS600
|
| OCR Text |
... each pin. each pin has schmitt-triggered input that also has a glitch suppression circuit. io4 and io5 are quasi-bidirectional pins and are not user-con?gurable. for sc18is601, gpio3 is non-existent. t ab le 4 shows the con?gurations for ... |
| Description |
(SC18IS600 / SC18IS601) SPI to IC-bus interface
|
| File Size |
167.92K /
28 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
