|
|
|
ZARLINK[Zarlink Semiconductor Inc]
|
Part No. |
PDSP16510A PDSP16256 PDSP16256A PDSP16350 PDSP16256/A
|
OCR Text |
...o +70C) PDSP16256A/C0/AC 25MHz, PGA package Industrial (-40C to +85C) PDSP16256 B0/AC 20MHz, PGA package PDSP16256 B0/GC 20MHz, QFP package ...127 128 129
AC P1 N2 N1 M2 L3 M1 M3 L2 L1 K3 K2 K1 J2 J3 G1 H2 H1 J1 H3 G2 F1 G3 F2 E1 F3 E2 D1 E... |
Description |
Programmable FIR Filter
|
File Size |
200.50K /
25 Page |
View
it Online |
Download Datasheet |
|
|
|
ZARLINK[Zarlink Semiconductor Inc]
|
Part No. |
PDSP16510A PDSP16256_A PDSP16350 PDSP16488A
|
OCR Text |
...d Phase modulation modes 84 pin PGA or 132 pin QFP
Fig. 1 Block Diagram
SIN
COS
APPLICATIONS
s s s s s s s Numerically controlled...127 128 129 130 131 132 SIG GND VDD GND N/C COS15 COS14 N/C COS13 COS12 N/C COS11 N/C COS10 COS9 VDD... |
Description |
I/Q Splitter/NCO
|
File Size |
158.79K /
13 Page |
View
it Online |
Download Datasheet |
|
|
|
ZARLINK[Zarlink Semiconductor Inc]
|
Part No. |
PDSP16510AMAGCPR PDSP16510AMA PDSP16510AMAAC1R
|
OCR Text |
...SP16510A MA AC1R (Power Ceramic PGA Package - HIREL LEVEL A Screening)
1
PDSP16510A MA
SAMPLE CLOCK
CONFIGURATION WORD DIS AUX15...127 128 129 130 131 132 FUNC GND S1 GND N/C DOS VDD S2 GND S3 GND VDD I0 I1 GND I2 I3 I4 GND VDD I5 ... |
Description |
Stand Alone FFT Processor
|
File Size |
187.46K /
24 Page |
View
it Online |
Download Datasheet |
|
|
|
WEDC[White Electronic Designs Corporation]
|
Part No. |
WC32P040-XXM WC32P040-XP4M WC32P040-XQ4M
|
OCR Text |
...25C Packaging * 179 pin Ceramic PGA (P4) * 184 lead Ceramic Quad Flatpack, CQFP (Q4) 6-Stage Pipeline, 68030-Compatible IU 68881/68882-Compa...127 126 125 124 123 122 121 120 119 118 117 116 115 114 113 112 111 110 109 108 107 106 105 104 103 ... |
Description |
32-Bit, Nonmultiplexed External Address and Data Buses with Synchronous Interface
|
File Size |
511.20K /
23 Page |
View
it Online |
Download Datasheet |
|
|
|
INTERSIL[Intersil Corporation]
|
Part No. |
X98021_06 X98021L128-3.3 X98021L128-3.3-Z
|
OCR Text |
...bPrIN 2
3 3
Voltage Clamp PGA +
Offset DAC
ABLCTM
8 or 16 8 bit ADC x3 RGB/YUVOUT HSYNCOUT VSYNCOUT
SOGIN1/2 HSYNCIN1/2 VS...127 5 0.5 8 None 210 +1.0 -0.9 3.25 MHz LSB LSB dB Bits % LSB LSB ns Bits
Full Channel Offset Err... |
Description |
210MHz Triple Video Digitizer with Digital PLL
|
File Size |
427.87K /
29 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|