| |
|
 |
Zarlink Semiconductor
|
| Part No. |
ZL50119GAG
|
| OCR Text |
...processing engine pw, rtp, udp, ipv4, ipv6, mpls, ecid, vlan, user defined, others dual packet interface mac (mii, gmii, tbi) tdm interface (liu, framer, backplane) per port dco for clock recovery
zl50118/19/20 data sheet 2 zarlink semico... |
| Description |
32, 64 and 128 channel CESoP processor.
|
| File Size |
1,094.12K /
93 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
List of Unclassifed Man...
|
| Part No. |
AOC-PG-I2
|
| OCR Text |
...tcp, and udp checksum ofoading (ipv4, ipv6) ? capabilities tx tcp segmentation ofoading (ipv4, ipv6) ? intel? proset utility for windows device manager to support lan ? teaming supported cable length up to 100 meters ? supported o... |
| Description |
Jumbo Frames support up to 9.5KB packets
|
| File Size |
143.25K /
1 Page |
View
it Online |
Download Datasheet |
| |
|
|
Intel
|
| Part No. |
JL82598EB
|
| OCR Text |
...nvxprirdglqj,3y,3yfdsdelolwlhv (ipv4, ipv6) ? lower processor utilization ? checksum and segmentation capability extended to new standard packet type 3vhjphqwdwlrqrirdg,3y,3y ? increased throughput and lower processor utilization rpsdwleo... |
| Description |
10Giga Ethernet Controller
|
| File Size |
242.89K /
4 Page |
View
it Online |
Download Datasheet |
| |
|
|
List of Unclassifed Man...
|
| Part No. |
AOC-CGP-I2
|
| OCR Text |
...ormance features - tcp/udp, ipv4 and ipv6 checksum ofoads to improve cpu usage - low latency interrupts - tx tcp segmentation ofoad (ipv4, ipv6) increases throughput and lowers processor usage - receive side scaling (rss) for w... |
| Description |
MicroLP form factor for Twin Family and MicroCloud Systems
|
| File Size |
571.41K /
1 Page |
View
it Online |
Download Datasheet |
| |
|
|
ZARLINK[Zarlink Semiconductor Inc]
|
| Part No. |
ZL5011006 ZL50111 ZL50114GAG2 ZL50110 ZL50110GAG ZL50110GAG2 ZL50111GAG ZL50111GAG2 ZL50114 ZL50114GAG
|
| OCR Text |
...rocessing Engine
PW, RTP, UDP, ipv4, ipv6, MPLS, ECID, VLAN, User Defined, Others
Triple Packet Interface MAC
(MII, GMII, TBI)
Per Port DCO for Clock Recovery
On Chip Packet Memory
Backplane Clocks
(Jitter Buffer Compensation... |
| Description |
128, 256 and 1024 Channel CESoP Processors
|
| File Size |
1,143.51K /
103 Page |
View
it Online |
Download Datasheet |
| |
|
|
ZARLINK[Zarlink Semiconductor Inc]
|
| Part No. |
ZL50115GAG ZL50116GAG ZL50120GAG ZL50115 ZL50116 ZL50117 ZL50117GAG ZL50118 ZL50118GAG ZL50119 ZL50119GAG ZL50120
|
| OCR Text |
...rocessing Engine
PW, RTP, UDP, ipv4, ipv6, MPLS, ECID, VLAN, User Defined, Others
Dual Packet Interface MAC
(MII, GMII, TBI)
Per Port DCO for Clock Recovery
100 Mbps MII Fast Ethernet
On Chip Packet Memory
(Jitter Buffer Comp... |
| Description |
32, 64 and 128 Channel CESoP Processors
|
| File Size |
1,105.44K /
95 Page |
View
it Online |
Download Datasheet |
| |
|
|
ZARLINK[Zarlink Semiconductor Inc]
|
| Part No. |
ZL50117GAG2 ZL50116GAG ZL50116GAG2 ZL50117GAG ZL50120GAG2 ZL50115 ZL50115GAG ZL50115GAG2 ZL50116 ZL50117 ZL50117_06 ZL50118 ZL50118GAG ZL50118GAG2 ZL50119 ZL50119GAG ZL50119GAG2 ZL50120 ZL50120GAG
|
| OCR Text |
...rocessing Engine
PW, RTP, UDP, ipv4, ipv6, MPLS, ECID, VLAN, User Defined, Others
Dual Packet Interface MAC
(MII, GMII, TBI)
Per Port DCO for Clock Recovery
100 Mbps MII Fast Ethernet
On Chip Packet Memory
(Jitter Buffer Comp... |
| Description |
32, 64 and 128 Channel CESoP Processors
|
| File Size |
1,166.74K /
95 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
