| |
|
 |
Cypress Semiconductor, Corp.
|
| Part No. |
CY2DL814ZXC
|
| OCR Text |
...ingle-input configurable for ? lvds, lvpecl, or lvttl ? four differential pairs of lvds outputs ? drives 50- or 100-ohm load (selectable) ?...lvcmos converts into a hi gh drive driver from a standard lvds. standard drive (logic = 0) b/high dr... |
| Description |
1:4 Clock Fanout Buffer; Voltage (V): 3.3 V; Frequency Range: 0 MHz to 400 MHz; Outputs: 4; Operating Range: 0 to 70 C 2DL SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
|
| File Size |
194.76K /
8 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
ICS
|
| Part No. |
ICS8702
|
| OCR Text |
...orts the following input types: lvds, LVPECL, LVHSTL, SSTL, HCSL * Maximum output frequency up to 250MHz * Translates any differential input signal (LVPECL, LVHSTL, lvds) to lvcmos levels without external bias networks * Translates any sing... |
| Description |
Low Skew, ÷1, ÷2, Clock Generator
|
| File Size |
88.01K /
15 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
Integrated Device Technology, Inc.
INTEGRATED DEVICE TECHNOLOGY INC
|
| Part No. |
M1020 M1021 M1021-13-161.1328LF M1021-13I161.1328LF M1020-11-155.5200LF M1020-11I167.3280LF
|
| OCR Text |
...) LVPECL clock output (CML and lvds options available) Reference clock inputs support differential lvds, LVPECL, as well as single-ended lvcmos, LVTTL Loss of Lock (LOL) output pin Narrow Bandwidth control input (NBW pin) Hitless Switc... |
| Description |
Frequency Translation PLL Family with Loss of Lock indicator and Hitless Switching options
ATM/SONET/SDH SUPPORT CIRCUIT, CQCC36 9 X 9 MM, CERAMIC, LCC-36
|
| File Size |
307.50K /
10 Page |
View
it Online |
Download Datasheet |
| |
|
|
Maxim Integrated Products, Inc.
MAXIM - Dallas Semiconductor
|
| Part No. |
MAX9173
|
| OCR Text |
lvds Line Receiver with Flow-Through Pinout and "In-Path" Fail-Safe
General Description
The MAX9173 quad low-voltage differential signalin...lvcmos/LVTTL outputs. The MAX9173 inputs are high impedance and require an external termination resi... |
| Description |
Quad lvds Line Receiver with Flow-Through Pinout and ?n-PathFail-Safe 四路lvds线接收器，引脚按信号流向排列，带有通道失效保护
Quad lvds Line Receiver with Flow- Through Pinout and “In-Path?Fail-Safe
Quad lvds Line Receiver with Flow-Through Pinout and "In-Path" Fail-Safe
|
| File Size |
337.24K /
14 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
