| |
|
 |
Cypress Semiconductor Corp.
|
| Part No. |
CY7C1353G-117AXC
|
| OCR Text |
...ce, during the first clock when emerging from a deselected state, when the device has been deselected. cen input- synchronous clock enable input, active low . when asserted low the clock signal is recognized by the sram. when deasserted ... |
| Description |
4-Mbit (256K x 18) Flow-through SRAM with NoBLArchitecture 4兆位56 × 18）流通过总线延迟⑩建筑的SRAM
|
| File Size |
217.30K /
13 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Cypress Semiconductor, Corp.
|
| Part No. |
CY7C1352-133AI
|
| OCR Text |
...ce, during the first clock when emerging from a deselected state, when the device has been deselected. 87 cen input- synchronous clock enable input, active low. when asserted low the clock signal is recog- nized by the sram. when deassert... |
| Description |
x18 Fast Synchronous SRAM x18快速同步SRAM
|
| File Size |
194.23K /
13 Page |
View
it Online |
Download Datasheet |
| |
|
|
WIS
|
| Part No. |
GO7007
|
| OCR Text |
...on frame rate, over the Web and emerging broadband networks. It is ideal for a wide range of encoding applications, from DVRs/PVRs to PC/Web cameras. Optimizing Encoding Performance WIS Technologies' unique encoder architecture provides fle... |
| Description |
Single-Chip Streaming Media Encoder
|
| File Size |
368.25K /
10 Page |
View
it Online |
Download Datasheet |
| |
|
|
FUJITSU COMPONENT LTD
|
| Part No. |
FCN-268M036-G/2D
|
| OCR Text |
...unique characteristics of these emerging high-speed applications. high-speed differential interconnect characterization in the past, connector manufacturers "de- imbedded" the connector from the test pcb's to show just the electrical charac... |
| Description |
109 CONTACT(S), MALE, RIGHT ANGLE BOARD STACKING CONNECTOR, SURFACE MOUNT, PLUG
|
| File Size |
1,361.24K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
CYPRESS SEMICONDUCTOR CORP
|
| Part No. |
CY7C1298H-133AXI
|
| OCR Text |
...irst clock of a read cycle when emerging from a deselected state. adv input- synchronous advance input signal, sampled on the rising edge of clk, active low . when asserted, it automatically increments the address in a burst cycle. adsp ... |
| Description |
1-Mbit (64K x 18) Pipelined DCD Sync SRAM
|
| File Size |
369.95K /
16 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
