Description |
Precision Adjustable (Programmable) shunt Reference 8-CDIP -55 to 125 的cmos静态RAM 256K2K的8位) Dual Pulse-Width-Modulation Control Circuit 16-ssOP 的cmos静态RAM 256K2K的8位) cmos sTATIC RAM 256K (32K x 8-BIT) 32K X 8 sTANDARD sram, 25 ns, CDIP28 single UART with 16-Byte FIFOs and Auto Flow Control 44-PLCC 0 to 70 的cmos静态RAM 256K2K的8位) CABLE sMA/sMA 36 RG-142 的cmos静态RAM 256K2K的8位) cmos sTATIC RAM 256K (32K x 8-BIT) 32K X 8 sTANDARD sram, 120 ns, CDIP28 Dual-Channel Pulse-Width-Modulation (PWM) Control Circuit 16-ssOP -20 to 85 的cmos静态RAM 256K2K的8位) cmos sTATIC RAM 256K (32K x 8-BIT) 的cmos静态RAM 256K2K的8位) cmos sTATIC RAM 256K (32K x 8-BIT) 32K X 8 sTANDARD sram, 30 ns, PDsO28 cmos sTATIC RAM 256K (32K x 8-BIT) 32K X 8 sTANDARD sram, 30 ns, PDIP28 Replaced by TL16C550C : single UART with 16-Byte FIFO 40-PDIP 0 to 70 single UART with 16-Byte FIFOs and Auto Flow Control 48-LQFP 0 to 70 1.8-V to 5-V Dual UART with 16-Byte FIFOs 48-TQFP 0 to 70 Replaced by TL16C550C : single UART with 16-Byte FIFO 44-PLCC 0 to 70 Replaced by TL16C550C : single UART with 16-Byte FIFOs 44-PLCC 0 to 70 Replaced by TL16C550C : single UART with 16-Byte FIFOs 44-PLCC -40 to 85 Quad Pulse-Width-Modulation Control Circuit 48-LQFP -20 to 75 cmos static RAM 256k ( 32k X 8-bit )
|