|
|
 |
Atmel
|
Part No. |
TSPC603R
|
OCR Text |
...on-chip, 16-kbyte, four-way set-associative, physically addressed caches for instructions and data and on-chip instruction and data memory management units (mmus). the mmus contain 64-entry, two-way set-associative, data and instruction tra... |
Description |
32-bit RISC Microprocessor, 166-300 MHz
|
File Size |
442.32K /
44 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Motorola
|
Part No. |
MPC750D MPC750
|
OCR Text |
...n-chip, 32-Kbyte, eight-way set-associative, physically addressed caches for instructions and data and independent instruction and data memory management units (MMUs). Each MMU has a 128-entry, two-way set-associative translation lookaside ... |
Description |
MPC750 RISC Microprocessor Technical Summary Advance Information RISC Microprocessor Technical Summary
|
File Size |
95.82K /
31 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Motorola
|
Part No. |
MPC750ED MPC750EC
|
OCR Text |
...ediction -- 64-entry, 4-way set associative branch target instruction cache (BTIC) for eliminating branch delay slots Dispatch unit -- Full hardware detection of dependencies (resolved in the execution units) -- Dispatch two instructions to... |
Description |
RISC Microprocessor Hardware Specifications
|
File Size |
277.44K /
44 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|