| |
|
 |
Xilinx
|
| Part No. |
XC17S05 XC17S05XL XC17S10XL XC17S30 XC17S10 XC17S20XL
|
| OCR Text |
...first program stored in memory. since the OE pin is held Low, the address counters are left unchanged after configuration is complete. Therefore, to reprogram the FPGA with another program, the DONE line is pulled Low and configuration begi... |
| Description |
(XC17S00/XL Series) One-Time Programmable Configuration PROMs
|
| File Size |
118.13K /
10 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
ONSEMI[ON Semiconductor]
|
| Part No. |
NBSG86ABAEVB NBSG86A
|
| OCR Text |
... pairs may be left unconnected. since VTT = 0 V, a standard 50 W SMA termination is recommended.
http://onsemi.com
3
NBSG86ABAEVB
OR/NOR Function Setup
V = 2.0 V VTT = 0 V VTT = 0 V CC VCC = 2.0 V Oscilloscope GND Signal Generator ... |
| Description |
Evaluation Board Manual
|
| File Size |
109.40K /
20 Page |
View
it Online |
Download Datasheet |
| |
|
|
CYSTEKEC[Cystech Electonics Corp.]
|
| Part No. |
PL317E3
|
| OCR Text |
...0F
Vout=1.25(1+R2/R1)+IAdjR2 since IAdj is controlled to less than 100 A, the
error associated with this term is negligible in most applications.
Maximum Ratings
Rating Input-Output Voltage Differential Power Dissipation TA=25 Therm... |
| Description |
Three Terminal Adjustable Output Positive Voltage Regulators
|
| File Size |
190.29K /
9 Page |
View
it Online |
Download Datasheet |
| |
|
|
CYSTEKEC[Cystech Electonics Corp.]
|
| Part No. |
PL317F3
|
| OCR Text |
...0F
Vout=1.25(1+R2/R1)+IAdjR2 since IAdj is controlled to less than 100 A, the
error associated with this term is negligible in most applications.
Maximum Ratings
Rating Input-Output Voltage Differential Power Dissipation TA=25 Therm... |
| Description |
Three Terminal Adjustable Output Positive Voltage Regulators
|
| File Size |
187.55K /
9 Page |
View
it Online |
Download Datasheet |
| |
|
|
SIPEX
|
| Part No. |
SP213EHCA
|
| OCR Text |
...e in C1- is transferred to C2-. since C2+ is connected to +5V, the voltage potential across capacitor C2 is now 10V. Phase 2 -- VSS transfer -- Phase two of the clock connects the negative terminal of C2 to the VSS storage capacitor and the... |
| Description |
High Speed 5V High Performance RS232 Transceivers
|
| File Size |
159.14K /
17 Page |
View
it Online |
Download Datasheet |
| |
|
|
XILINX
|
| Part No. |
XC17256DDD8M
|
| OCR Text |
...first program stored in memory. since the OE pin is held Low, the address counters are left unchanged after configuration is complete. Therefore, to reprogram the FPGA with another program, the DONE line is pulled Low and configuration begi... |
| Description |
QPRO Family of XC1700D QML Configuration PROMs
|
| File Size |
82.06K /
11 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
