| |
|
 |
ETC[ETC]
Intellon
|
| Part No. |
SSCP485 P485 SSCP485PL
|
| OCR Text |
...network is shown in Figure 2. A multi-point network application with gateways using the SSC P485 is illustrated in Figure 3. Figure 4 presents a host interface flow diagram showing the major steps necessary to transmit and receive messages ... |
| Description |
SSC P485 PL Transceiver IC
From old datasheet system
|
| File Size |
108.68K /
19 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Toshiba
|
| Part No. |
TCM5023ALU EA09954
|
| OCR Text |
..., PC cameras and other forms of multi-media.
WQFN16-C-S420-160A
Weight: 0.5 g (typ.)
Features
* * * * * * * * * * Optical size: 1/7 inch optical format Total pixel numbers: 382 (H) x 306 (V) Signal pixel numbers: 367 (H) x 290 (V)... |
| Description |
1/7 INCH 110 k Pixel CMOS B/W Image Sensor
From old datasheet system
|
| File Size |
258.72K /
9 Page |
View
it Online |
Download Datasheet |
| |
|
|
quicklogic
|
| Part No. |
QL5030 QL5030_DS
|
| OCR Text |
...e from 0x40 * * * *
to 0x3FF Multi-Function, Expanded Capabilities, & Expansion ROM Capable Power Management, Compact PCI, Hot-swap/Hot-p...element, "11" = 2 elements). This value is important at the end of a transaction (i.e. when Usr_Last... |
| Description |
33 MHz/32-bit PCI Target with Embedded Programmable Logic
and Dual Port SRAM
From old datasheet system
|
| File Size |
194.50K /
18 Page |
View
it Online |
Download Datasheet |
| |
|
|
SEMTECH[Semtech Corporation]
|
| Part No. |
ACS8520
|
| OCR Text |
...nchronization clock and a 2 kHz Multi-Frame Synchronization clock. Two ACS8520 devices can be used together in a Master/ Slave configuration...Element, for the generation of SEC and Frame/MultiFrame Synchronization pulses. Digital Phase Locked... |
| Description |
Synchronous Equipment Timing Source for Stratum 3/4E/4 and SMC Systems
|
| File Size |
1,502.54K /
150 Page |
View
it Online |
Download Datasheet |
| |
|
|
AD
|
| Part No. |
AD9511BCPZ-REEL7
|
| OCR Text |
...CRIPTION
The AD9511 provides a multi-output clock distribution function along with an on-chip PLL core. The design emphasizes low jitter an...element with a range up to 10 ns of delay. This fine tuning delay block has 5-bit resolution, giving... |
| Description |
1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Five Outputs
|
| File Size |
776.31K /
60 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
