|
|
 |
Sanyo
|
Part No. |
LC78645E
|
OCR Text |
...ide stable performance for easy development of end products (In particular, this means reducing both the time and the number of employees re...design, redundant design, and structural design. s In the event that any or all SANYO products (incl... |
Description |
(Information) Digital Servo DSP With On-chip RF Amplifier
|
File Size |
21.68K /
4 Page |
View
it Online |
Download Datasheet
|
|
|
 |

XILINX INC Xilinx, Inc. XINLINX XILINX[Xilinx, Inc]
|
Part No. |
XC2S100E XC2S100E-6FG456C XC2S100E-6FG456I XC2S100E-6FT256C XC2S100E-6FT256I XC2S100E-6PQ208C XC2S100E-6PQ208I XC2S100E-6TQ144C XC2S100E-6TQ144I XC2S100E-7FG456C XC2S100E-7FG456I XC2S100E-7FT256C XC2S100E-7FT256I XC2S100E-7PQ208C XC2S100E-7PQ208I XC2S100E-7TQ144C XC2S100E-7TQ144I XC2S150E XC2S150E-6FG456C XC2S150E-6FG456I XC2S150E-6FT256C XC2S150E-6FT256I XC2S150E-6PQ208C XC2S150E-6PQ208I XC2S150E-6TQ144C XC2S150E-6TQ144I XC2S150E-7FG456C XC2S150E-7FG456I XC2S150E-7FT256C XC2S150E-7FT256I XC2S150E-7PQ208C XC2S150E-7PQ208I XC2S150E-7TQ144C XC2S150E-7TQ144I XC2S50E XC2S50E-6FG456C XC2S50E-6FG456I XC2S50E-6FT256C XC2S50E-6FT256I XC2S50E-6PQ208C XC2S50E-6PQ208I XC2S50E-6TQ144C XC2S50E-6TQ144I XC2S50E-7FG456C XC2S50E-7FG456I XC2S50E-7FT256C XC2S50E-7FT256I XC2S50E-7PQ208C XC2S50E-7PQ208I XC2S50E-7TQ144C XC2S50E-7TQ144I XC2S200E XC2S200E-6FG456C XC2S200E-6FG456I XC2S200E-6FT256C XC2S200E-6FT256I XC2S200E-6PQ208C XC2S200E-6PQ208I XC2S200E-6TQ144C XC2S200E-6TQ144I XC2S200E-7FG456C XC2S200E-7FG456I XC2S200E-7FT256C XC2S200E-7FT256I XC2S200E-7PQ208C XC2S200E-7PQ208I XC2S200E-7TQ144C XC2S200E-7TQ144I XC2S300E XC2S300E-6FG456C XC2S300E-6FG456I XC2S300E-6FT256C XC2S300E-6FT256I XC2S300E-6PQ208C
|
OCR Text |
...upported by powerful Xilinx ISE development system - Fully automatic mapping, placement, and routing - Integrated with design entry and verification tools
Introduction
The SpartanTM-IIE 1.8V Field-Programmable Gate Array family gives us... |
Description |
Second generation ASIC replacement technology CLAMP FPGA, 600 CLBS, 37000 GATES, 357 MHz, PBGA456 CLAMP FPGA, 864 CLBS, 52000 GATES, 357 MHz, PBGA456 Spartan-IIE 1.8V FPGA Family FPGA, 1536 CLBS, 93000 GATES, 400 MHz, PQFP208 Spartan-IIE 1.8V FPGA Family FPGA, 384 CLBS, 23000 GATES, 357 MHz, PQFP144 Spartan-IIE 1.8V FPGA Family FPGA, 864 CLBS, 52000 GATES, 357 MHz, PQFP208 Spartan-IIE 1.8V FPGA Family FPGA, 1536 CLBS, 93000 GATES, 357 MHz, PQFP144 Spartan-IIE 1.8V FPGA Family FPGA, 864 CLBS, 52000 GATES, 357 MHz, PBGA456 Spartan-IIE 1.8V FPGA Family 的Spartan - IIE 1.8V的FPGA系列 Spartan-IIE 1.8V FPGA Family FPGA, 1536 CLBS, 93000 GATES, 357 MHz, PBGA256 Spartan-IIE 1.8V FPGA Family Spartan - IIE 1.8V的FPGA系列 Spartan-IIE 1.8V FPGA Family: Introduction and Ordering Information
|
File Size |
78.50K /
4 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Cypress
|
Part No. |
CY8C20234 CY8C20434 CY8C20334
|
OCR Text |
...e Range: -40C to +85C Complete development Tools Free development Tool (PSoC designerTM) Full-Featured, In-Circuit Emulator and Programme...design database management by project, an integrated debugger with In-Circuit Emulator, in-system pr... |
Description |
PSoC(R) Mixed Signal Array
|
File Size |
342.96K /
32 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Xilinx
|
Part No. |
XC2S400E6FXXX
|
OCR Text |
...lay-Locked Loop - Boundary Scan development System Configuration
Module 4: Pinout Tables
DS077-4 (2.1) February 14, 2003 54 pages * * Pi...design entry and verification tools - Extensive IP library including DSP functions and soft processo... |
Description |
Spartan-IIE 1.8V FPGA Family
|
File Size |
780.94K /
103 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|