|
|
|
Atmel, Corp. 聚兴科技股份有限公司 Atmel Corp.
|
Part No. |
AT17N002 AT17N010 AT17N040 AT17N256 AT17N512 AT17N AT17N010-10CC AT17N010-10CI AT17N002-10CI AT17N002-10SI AT17N002-10CC AT17N002-10TQC AT17N002-10SC AT17N002-10TQI AT17N010-10PC AT17N256-10SC AT17N256-10SI
|
OCR Text |
...during FPGA loading operations. bringing SER_EN Low enables the Two-Wire Serial Programming Mode. For non-ISP applications, SER_EN should be tied to VCC. 3.3V (10%) Commercial and Industrial power supply pin. NC pins are No Connect pins, wh... |
Description |
COVER 256K X 1 CONFIGURATION MEMORY, PDSO20 FPGA Configuration Memory 256K X 1 CONFIGURATION MEMORY, PDSO20 CAT5 SHLD, PVC PATCH CBL STRGHT PIN, 100 MHZ-GREEN 1M X 1 CONFIGURATION MEMORY, PDIP8 GIGATRUE 550 CAT6 PATCH 100 FT, NON BOOT, ORANGE GIGATRUE 550 CAT6 PATCH 25 FT, NON BOOT, ORANGE GIGATRUE 550 CAT6 PATCH 50 FT, NON BOOT, ORANGE GIGATRUE 550 CAT6 PATCH 15 FT, NON BOOT, ORANGE GIGATRUE 550 CAT6 PATCH 10 FT, NON BOOT, ORANGE GIGATRUE 550 CAT6 PATCH 30 FT, NON BOOT, ORANGE GIGATRUE 550 CAT6 PATCH 20 FT, NON BOOT, ORANGE AT17N/256/512/010/002/040 [Updated 5/03. 18 Pages] 512K-bit FPGA Configuration EEPROM 3.3V 256K-bit FPGA Configuration EEPROM 3.3V 4M-bit FPGA Configuration EEPROM 3.3V 1M-bit FPGA Configuration EEPROM 3.3V 2M-bit FPGA Configuration EEPROM 3.3V
|
File Size |
188.68K /
18 Page |
View
it Online |
Download Datasheet |
|
|
|
Atmel
|
Part No. |
ATFS05 ATFS10 ATFS40
|
OCR Text |
...ring FPSLIC loading operations. bringing SER_EN Low enables the 2-wire Serial Programming Mode. For non-ISP applications, SER_EN should be tied to VCC. +3.3V power supply pin
4
CE
I
5 6 7
GND A2 SER_EN
8
VCC
3
3017C... |
Description |
Configuration memory used to load the bitstream for AT94K05AL FPSLIC devices. Configuration memory used to load the bitstream for AT94K10AL FPSLIC devices. Configuration memory used to load the bitstream for AT94K40AL FPSLIC devices.
|
File Size |
118.80K /
14 Page |
View
it Online |
Download Datasheet |
|
|
|
GEC Plessey Semiconductors
|
Part No. |
P11C68
|
OCR Text |
...ained with outputs unloaded. 2. bringing E (bar) VIH will not produce standby currents levels until any non-volatile cycle in progress has timed out. See Mode Selection table. 3. ICC2 is the average current required for the duration of the... |
Description |
CMOS / SNOS NVSRAM
|
File Size |
183.31K /
17 Page |
View
it Online |
Download Datasheet |
|
|
|
Atmel, Corp.
|
Part No. |
AT17LV020A-10JI
|
OCR Text |
... programming mode is entered by bringing ser_en low. in this mode the chip can be programmed by the 2-wire serial interface. the programming is done at v cc supply only. programming super voltages are generated inside the chip. see the ?... |
Description |
10MHZ, 3.3V, 20 PLCC, IND TEMP(FPGA) 2M X 1 CONFIGURATION MEMORY, PQCC20
|
File Size |
135.50K /
13 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|