|
74F1405 | | | SCHMITT Trigger
March 1988 Revised November 2005
74F14 Hex Inverter SCHMITT Trigger
General Description
The 74F14 contains six logic inverters which accept standard TTL input signals and provide standard TTL output levels. They are ... | | |
HT46R46 | | | ... if the pin is a CMOS output or SCHMITT Trigger input. Configuration options determine which pins on the port have pull-high resistors. Pins PA3, PA4 and PA5 are pin-shared with PFD, TMR and INT, respectively. Bidirectional 4-bit input/outp... | | |
HT46R343 | | | ... if the pin is a CMOS output or SCHMITT trigger input. Configuration options determine which pins on the port have pull-high resistors. The PFD and TMR1 pins are pin-shared with PA3 and PA4. PA0~PA7 can be used as LED driver (source end). 1... | | |
HT46R321 | | | ... if the pin is a CMOS output or SCHMITT Trigger input. Configuration options determine which pins on the port have pull-high resistors. The PFD pin is pin-shared with PA3. PA0~PA7 can be used as LED driver (source end). 6 lines AD input pun... | | |
SCG9910 | | | ...NTROLLER
data in bond pad
SCHMITT input
data out
output enable tristate control
Figure 5. Pad type 1 (bi-directional pad)
data out
bond pad tristate control
output enable
Figure 6. Pad type 2 (output pad)
Reset... | | |
SCG9864 | | | ...NTROLLER
data in bond pad
SCHMITT input
data out
output enable tristate control
Figure 5. Pad type 1 (bi-directional pad)
data out
bond pad tristate control
output enable
Figure 6. Pad type 2 (output pad)
Reset... | | |
ADS1253 | | | ...CMOScompatible clock. This is a SCHMITT-Trigger input. Digital Output: Serial Data Output/Data Ready. This output indicates that a new output word is available from the ADS1253 data output register. The serial data is clocked out of the ser... | | |
ADS1254 | | | ...CMOScompatible clock. This is a SCHMITT-Trigger input Input: Digital Power Supply Voltage No Connection No Connection Input: Digital Ground Digital Output: Serial Data Output/Data Ready. This output indicates that a new output word is avail... | | |
SC18IS601IPW | | | ...type for each pin. Each pin has SCHMITT-triggered input that also has a glitch suppression circuit. IO4 and IO5 are quasi-bidirectional pins and are not user-configurable. For SC18IS601, GPIO3 is non-existent. Table 4 shows the configuratio... | | |
PCM1850APJTG4 | | | ...apacitor (= VCC) DESCRIPTION
SCHMITT-trigger input with internal pulldown resistor (50 k, typically) SCHMITT-trigger input, 5-V tolerant SCHMITT-trigger input with internal pulldown resistor (50 k, typically), 5-V tolerant
Submit Docu... | | |
| |
| Page : 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 |