



ALPHA & OMEGA
SEMICONDUCTOR





AOL1454

N-Channel Enhancement Mode Field Effect Transistor

General Description	Features
<p>The AOL1454 uses advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge. It is ESD protected. This device is suitable for use as a low side switch in SMPS and general purpose applications.</p> <ul style="list-style-type: none"> -RoHS Compliant -Halogen and Antimony Free Green Device* 	<p>V_{DS} (V) = 40V I_D = 50A (V_{GS} = 10V) $R_{DS(ON)} < 9m\Omega$ (V_{GS} = 10V) $R_{DS(ON)} < 13m\Omega$ (V_{GS} = 4.5V)</p> <p>ESD Protected UIS Tested $R_g, C_{iss}, C_{oss}, C_{rss}$ Tested</p>

Ultra SO-8™ Top View



Absolute Maximum Ratings $T_A=25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	40	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current ^B	I_D	50	A
$T_C=100^\circ\text{C}$	I_D	48	
Pulsed Drain Current ^C	I_{DM}	100	
Continuous Drain Current ^A	I_{DSM}	12	A
$T_A=70^\circ\text{C}$	I_{DSM}	10	
Avalanche Current ^C	I_{AR}	30	A
Repetitive avalanche energy $L=0.3\text{mH}$ ^C	E_{AR}	135	mJ
Power Dissipation ^B	P_D	60	W
$T_C=100^\circ\text{C}$	P_D	30	
Power Dissipation ^A	P_{DSM}	2.1	W
$T_A=70^\circ\text{C}$	P_{DSM}	1.3	
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 175	°C

Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient ^A	R_{0JA}	20	25	°C/W
Steady-State	R_{0JA}	50	60	°C/W
Maximum Junction-to-Case ^D	R_{0JC}	1.8	2.5	°C/W
Steady-State	R_{0JC}			

Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}, V_{GS}=0\text{V}$	40			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=40\text{V}, V_{GS}=0\text{V}$	$T_J=55^\circ\text{C}$	1	5	μA
I_{GSS}	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}=\pm 20\text{V}$			± 100	μA
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	1	2	3	V
$I_{\text{D(ON)}}$	On state drain current	$V_{GS}=10\text{V}, V_{DS}=5\text{V}$	100			A
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=20\text{A}$	$T_J=125^\circ\text{C}$	7.5	9.0	$\text{m}\Omega$
				10		
		$V_{GS}=4.5\text{V}, I_D=20\text{A}$		10.3	13	$\text{m}\Omega$
g_{FS}	Forward Transconductance	$V_{DS}=5\text{V}, I_D=20\text{A}$		47		S
V_{SD}	Diode Forward Voltage	$I_S=1\text{A}, V_{GS}=0\text{V}$		0.7	1	V
I_s	Maximum Body-Diode Continuous Current				50	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=20\text{V}, f=1\text{MHz}$		1600	1920	pF
C_{oss}	Output Capacitance			320		pF
C_{rss}	Reverse Transfer Capacitance			100		pF
R_g	Gate resistance	$V_{GS}=0\text{V}, V_{DS}=0\text{V}, f=1\text{MHz}$		3.4		Ω
SWITCHING PARAMETERS						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS}=10\text{V}, V_{DS}=20\text{V}, I_D=20\text{A}$		22		nC
$Q_g(4.5\text{V})$	Total Gate Charge			10.5		nC
Q_{gs}	Gate Source Charge			4.2		nC
Q_{gd}	Gate Drain Charge			4.8		nC
$t_{\text{D(on)}}$	Turn-On Delay Time	$V_{GS}=10\text{V}, V_{DS}=20\text{V}, R_L=1\Omega, R_{\text{GEN}}=3\Omega$		6.5		ns
t_r	Turn-On Rise Time			12.5		ns
$t_{\text{D(off)}}$	Turn-Off Delay Time			33		ns
t_f	Turn-Off Fall Time			16		ns
t_{rr}	Body Diode Reverse Recovery Time	$I_F=20\text{A}, dI/dt=100\text{A}/\mu\text{s}$		31		ns
Q_{rr}	Body Diode Reverse Recovery Charge	$I_F=20\text{A}, dI/dt=100\text{A}/\mu\text{s}$		33		nC

A: The value of R_{BJA} is measured with the device in a still air environment with $T_A=25^\circ\text{C}$. The power dissipation P_{DSM} and current rating I_{DSM} are based on $T_{J(\text{MAX})}=150^\circ\text{C}$, using steady state junction-to-ambient thermal resistance.

B. The power dissipation PD is based on $T_{J(\text{MAX})}=175^\circ\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C: Repetitive rating, pulse width limited by junction temperature $T_{J(\text{MAX})}=175^\circ\text{C}$.

D. The R_{BJA} is the sum of the thermal impedance from junction to case R_{BJC} and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using $<300\ \mu\text{s}$ pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(\text{MAX})}=175^\circ\text{C}$. The SOA curve provides a single pulse rating.

G. These tests are performed with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$.







H. The maximum current rating is limited by bond-wires.

* This device is guaranteed green after date code 8P11 (June 1st 2008)

Rev1: June 2008

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)


TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS

Figure 12: Single Pulse Avalanche capability




Figure 13: Power De-rating (Note B)




Figure 14: Current De-rating (Note B)




Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note G)






Figure 16: Normalized Maximum Transient Thermal Impedance (Note G)


Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms

