



Switching Regulator ICs with Built in FET (5V) **BD9631GU**

General Description BD9631GU is a system switching regulator IC for DSC/DVC applications to generate plural voltage high efficiently from battery. Component for Power FET and phase compensation are embedded so it is suitable for compact type DSC/DVC application.

Features

- 7ch DC/DC converter, 1ch LDO embedded
 - CH1 Boost Startup ch, Motor
 - CH2 LDO FET embedded Analog
 - CH3 Buck FET embedded Core
 - CH4 Buck-Boost FET embedded Digital
 - CH5 Buck FET embedded Memory
 - CH6 Boost LED
 - CH7 Boost FET embedded CCD CCD
- CH8 Reverse
- Low voltage operation 2.5[V]
- CH1 supply voltage output for internal circuit
- CH1 PWM / PFM selectable
- CH3 High speed response by current control
- CH4 Boost-Buck auto switching
- CH6,CH7 integrated Boost output shutdown
 - · CH7: Back Gate Control Function
 - CH6: Load Switch integrated
- Soft-start correspondence to each channel ch
 - · CH3→CH4 Sequence Control integrated
 - CH7→CH8 2-types Sequence Control integrated
- Output Current Limiter (CH2,CH3), Short Circuit Protection Function(CH4 to CH8) integrated
- Error Amp Phase Compensation integrated **Operating Frequency**
 - 1[MHz](CH1,CH3 to CH5), 500[KHz](CH6 to CH8)

Key Specifications

ey ະ	specificatio	ns	
	VBAT Suppl	y Voltage:	2.5V to 5.5V
	Oscillating F	requency 1:	1.0 MHz(Typ)
	Oscillating F	requency 2:	500kHz(Typ)
	ON-Resistar	nce:	
	CH2	PMOS	1.2Ω(Typ)
	CH3	PMOS	0.45Ω(Typ)
	CH3	NMOS	0.30Ω(Typ)
	CH4	PMOS DOWN, UP side	0.45Ω(Typ)
	CH4	NMOS DOWN, UP side	e 0.30Ω(Typ)
	CH5	PMOS,NMOS	0.35Ω(Typ)
	CH6	Load Switch	0.40Ω(Typ)
	CH7	PMOS	4.00Ω(Typ)
	CH7	NMOS	0.70Ω(Typ)
	Operating Te	emperature Range	-20°C to +85°C

Package

VCSP85H4

W (Typ) x D (Typ) x H (Max) 4.26mm x 4.26mm x 1.00mm

Pin Configuration

BOTTOM VIEW

Н	H1	VOUT4	USW4	PGND4	PGND4	DSW4	VBAT4	H8
G	VBAT3	VOUT4	USW4	XSHDN1	XSHDN34	DSW4	VBAT4	VOUT7
F	SW3	FB4	XSHDN5	XSHDN2	CONT78	XSHDN78	XLVS	SW7
Е	PGND3	FB3	VCC	CTL34	PWM/PFM	XSHDN6	FB7	PGND7
D	PGND1	RESERVE	PREV1	AGND1	AGND2	VREF	RT	PGND8
С	OUT1	VDCO		PREV6	FB1	RESERVE	FB8	OUT8
В	VOUT2	VBAT	FB2	OUT6	FB6.1	FB6	FB5	VBAT8
А	A1	VBAT6	LSO6	PGND6	PGND5	SW5	VBAT5	A8
	1	2	3	4	5	6	7	8

Pin Descriptions

Terminal No.	Name	Equivalent Circuit		Terminal No.	Name	Equivalent Circuit	
1-A	A1	TEST terminal	O∙G	1- E	PGND3	CH3 DRIVER GND terminal	G
2-A	VBAT6	Load switch input terminal	V	2- E	FB3	CH3 feedback terminal	O∙G
3-A	LSO6	Load switch output terminal	0	3- E	VCC	Analog power supply terminal	V
4-A	PGND6	CH6 DRIVER GND terminal	G	4- E	CTL34	CH3,CH4 output voltage switching terminal	O∙G
5-A	PGND5	CH5 DRIVER GND terminal	G	5- E	PWM/PFM	CH1 PWM/PFM select terminal	O∙G
6-A	SW5	CH5 switching terminal	0	6- E	XSHDN6	CH6 shutdown terminal	O∙G
7-A	VBAT5	CH5 DRIVER power supply terminal	V	7- E	FB7	CH7 feedback terminal	G
8-A	A8	TEST terminal	O∙G	8- E	PGND7	CH7 DRIVER GND terminal	G
1-B	VOUT2	CH2 output terminal	0	1- F	SW3	CH3 switching terminal	0
2-B	VBAT	Battery input terminal	V	2- F	FB4	CH4 feedback terminal	O∙G
3-B	FB2	CH2 feedback terminal	G	3- F	XSHDN5	CH5 shutdown terminal	O∙G
4-B	OUT6	CH6 gate connecting terminal	0	4- F	XSHDN2	CH2 shutdown terminal	O∙G
5-B	FB6.1	CH6 feedback terminal (Constant voltage side)	G	5- F	CONT78	CH7,CH8 sequence control terminal	G
6-B	FB6	CH6 feedback terminal (Constant voltage side)	O∙G	6- F	XSHDN78	CH7,CH8 shutdown terminal	O∙G
7-B	FB5	CH5 feedback terminal	G	7- F	XLVS	CH4 gate connecting terminal	0
8-B	VBAT8	CH8 DRIVER power supply terminal	V	8- F	SW7	CH7 switching terminal	0
1-C	OUT1	CH1 gate connecting terminal	0	1- G	VBAT3	CH3 DRIVER power supply terminal	V
2-C	VDCO	CH2LDO power supply terminal	V	2- G	VOUT4	CH4 output terminal	0
3-C	-	-	-	3- G	USW4	CH4 Boost side switching terminal	0
4-C	PREV6	CH6 DRIVER power supply terminal	V	4- G	XSHDN1	CH1 shutdown terminal	G
5-C	FB1	CH1 feedback terminal	G	5- G	XSHDN34	CH3,CH4 shutdown terminal	O∙G
6-C	RESERVE	Reserve terminal	O∙G	6- G	DSW4	CH4 Buck side switching terminal	0
7-C	FB8	CH8 feedback terminal	G	7- G	VBAT4	CH4 DRIVER power supply terminal	V
8-C	OUT8	CH8 gate connecting terminal	0	8- G	VOUT7	CH7 output terminal	0
1-D	PGND1	CH1 DRIVER GND terminal	G	1- H	H1	TEST terminal	0.6
2-D	RESERVE	Reserve terminal	O∙G	2- H	VOUT4	CH4 output terminal	0
3-D	PREV1	CH1 DRIVER power supply terminal	v	3- H	USW4	CH4 Boost side switching terminal	0
4-D	AGND1	Analog GND terminal	G	4- H	PGND4	CH4 DRIVER GND terminal	G
5-D	AGND2	Analog GND terminal	G	5- H	PGND4	CH4 DRIVER GND terminal	G
6-D	VREF	Internal circuit power CH8 reference voltage	(Note 1)	6- H	DSW4	CH4 Buck side switching terminal	0
7-D	RT	Triangle wave setting resistor terminal	(Note 2)	7- H	VBAT4	CH4 DRIVER power supply terminal	V
8-D	PGND8	CH8 DRIVER GND terminal	G	8- H	H8	TEST terminal	O۰G


 The letter on the right side of each pin explanation indicates the reaction if the terminal are not used.

 O • • OPEN
 G • • GND
 O·G • • OPEN or GND
 V • • • Power supply (VE

 (Note 1) • • • 1.0[µF] Pull_down
 (Note 2) • • • 100[KΩ] Pull_down

 V · · · Power supply (VBAT)

Block Diagram



www.rohm.com © 2016 ROHM Co., Ltd. All rights reserved. TSZ22111 • 15 • 001

Absolute Maximum Ratings (Ta=25°C)

Parameter	Symbol	Rating	Unit
Supply Voltage	Vvbat Vvbat3,4,5,6,8	-0.3 to +7	V
VOUT7 Permissible Voltage	V _{VOUT7}	-0.3 to +15	V
SW7 Permissible Voltage	V _{SW7}	-0.3 to +15	V
VOUT2 Permissible Current Output	Ivout2	0.3	А
SW3 Permissible Current Output	lsw3	0.5	А
VOUT4 Permissible Current Output	Ivout4	1.0	А
SW5 Permissible Current Output	Isw5	0.5	А
LSO6 Permissible Current Output	ILSO6	0.5	А
SW7 Permissible Current Output	Isw7	0.5	А
Power Dissipation	Pd	1.4 (Note 1)	W
Operating Temperature Range	Topt	-20 to +85	°C
Storage Temperature Range	Tstg	-55 to +150	°C
Junction Temperature	Tjmax	+150	°C

(Note 1) Implemented on Glass epoxy board (ROHM standard board :50 x 58 x 1.75[mm³] 8 layers) **Caution:** Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

Recommended Operating Conditions

Deremeter	Sumbol		Limit	Unit	Conditions	
Parameter	Symbol	MIN	TYP	MAX	Unit	Conditions
	V _{VBAT}	2.5	3.7	5.5	V	
	V _{VBAT3}	2.5	3.7	5.5	V	
VPAT Supply Voltage	V _{VBAT4}	2.5	3.7	5.5	V	
VBAT Supply Voltage	V _{VBAT5}	2.5	3.7	5.5	V	
	VVBAT6	2.5	3.7	5.5	V	
	V _{VBAT8}	2.5	3.7	5.5	V	

Electrical Characteristics

 $(Unless otherwise specified , V_{VBAT}=V_{VBAT3,4,5,6,8}=3.7[V], VOUT1 input terminal = 4.2[V], Ta=25[^{\circ}C])$

		,.,.,.,.	Limit			
Parameter	Symbol	MIN	TYP	MAX	Unit	Conditions
Current Consumption (PFM)	I _{CC1}	-	90	180	μΑ	 XSHDN1=H, PWM/PFM=L, Other setting terminal=L Without load on each channel sum of VBAT terminal, and VOUT1 terminal
Current Consumption (PWM)	Icc2	1.00	1.50	2.25	mA	 XSHDN1=H, PWM/PFM=H, Other setting terminal =L Without load on each channel sum of VBAT terminal, and VOUT1 terminal
Shutdown Current Consumption	Іссз	-	0	10	μΑ	 All setting terminal =L Without load on each channel sum of VBAT terminal, and VOUT1 terminal
H Input Voltage1	V _{IH1}	V _{VBAT} -0.3	-	-	V	
L Input Voltage1	VIL1	-	-	GND +0.3	V	- XSHDN1
H Input Voltage2	V _{IH2}	V _{VREF} -0.3	-	V _{VREF} +0.3	V	
L Input Voltage2	VIL2	-	-	GND +0.3	V	CTL34
H Input Voltage3	VIH3	2.5	-	-	V	
L Input Voltage3	V _{IL3}	-	-	GND +0.3	V	Setting terminal except for XSHDN1,CTL34
H Input Current1	Іінт	4.63	9.25	18.5	μA	Input Voltage=3.7[V] XSHDN2,XSHDN34,XSHDN5,XSHDN6, XSHDN78,PWM/PFM
H Input Current2	I _{IH2}	12.5	25	50	μA	Input Voltage=VREF CTL34
L Input Current2	I _{IL2}	12.5	25	50	μA	Input Voltage=0[V] CTL34
Oscillating Frequency 1	fosc1	0.8	1.0	1.2	MHz	R _{RT} =100[kΩ]
Oscillating Frequency 2	f _{OSC2}	400	500	600	KHz	R _{RT} =100[kΩ]
Reduced-voltage Detection Voltage	V _{UVLO1}	1.60	1.80	2.00	V	
Reduced-voltage Return Voltage	VUVLO2	1.80	2.00	2.20	V	
[Internal Power Supply, 0	CH8 Referen	ce Voltage	e]		•	•
Output Voltage	VVREF	2.44	2.50	2.56	V	Load Current 10[mA]
Output Current	IVREF	-	-	10	mA	
【CH1】						
Error Amp Reference Voltage	VEREF1	0.39	0.40	0.41	V	PWM/PFM=H
Soft-start Period 85%	tss1	0.44	1.08	1.72	ms	Soft-start period 100% 1.27[ms](TYP) PWM/PFM=L
Maximum Duty	DMAX1	76.5	85.0	93.5	%	PWM/PFM=H

Electrical Characteristics – continued

(Unless otherwise specified, VvBAT=VvBAT3,4,5,6,8=3.7[V], VOUT1 Input terminal=4.2[V], Ta=25[°C])

	0 1 1		Limit				
Parameter	Symbol	MIN	TYP	MAX	Unit	Conditions	
[CH2]		·		•		·	
Reference Voltage	V _{REF2}	0.29	0.30	0.31	V		
Startup period 85%	t _{SS2}	0.51	1.28	2.05	ms	Startup Period 100% 1.5[ms] (TYP)	
PMOS ON-Resistance	Ronp2	-	1.20	1.95	Ω	Power Supply 3.7[V]	
【CH3】							
Error Amp Reference Voltage	Veref3	0.39	0.40	0.41	V		
Soft-start Period 85%	tss3	0.425	0.85	1.70	ms	Soft-start Period 100% 1.0[ms] (TYP)	
PMOS ON-Resistance	Ronp3	-	0.45	0.70	Ω	Power Supply 3.7[V]	
NMOS ON-Resistance	Ronn3	-	0.30	0.55	Ω	Power Supply 3.7[V]	
【CH4】							
Error Amp Reference Voltage	VEREF4	0.39	0.40	0.41	V		
Soft-start Period 85%	tss4	1.07	2.13	4.26	ms	Soft-start Period 100% 2.5[ms] (TYP)	
PMOS ON-Resistance	Ronpd4	-	0.45	0.70	Ω	Power Supply 3.7[V]	
DOWN side NMOS ON-Resistance	-						
DOWN side PMOS ON-Resistance	Ronnd4	-	0.30	0.55	Ω	Power Supply 3.7[V]	
UP side	R _{ONPU4}	-	0.45	0.70	Ω	Power Supply 3.7[V]	
NMOS ON-Resistance UP side	Ronnu4	-	0.30	0.55	Ω	Power Supply 3.7[V]	
Maximum Duty	DMAX4	65	80	95	%		
[CH5]							
Error Amp Reference Voltage	V _{EREF5}	0.39	0.40	0.41	V		
Soft-start Period 85%	tss5	1.75	3.5	7.0	ms	Soft-start Period 100% 4.12[ms] (TYP)	
PMOS ON-Resistance	Ronp5	-	0.35	0.60	Ω	Power Supply 3.7[V]	
NMOS ON-Resistance	Ronn5	-	0.35	0.60	Ω	Power Supply 3.7[V]	
Maximum Duty	DMAX5	76.5	-	-	%		
[CH6]			1				
Error Amp Reference Voltage 1	Veref6	0.386	0.40	0.414	V	Constant voltage control side	
Error Amp Reference Voltage 2	V _{EREF6.1}	0.386	0.40	0.414	V	Constant current control side	
Soft-start Period 85%	t _{SS6}	2.55	5.10	10.2	ms	Soft-start Period 100% 6.0[ms](TYP)	
Load Switch ON-Resistance	R _{ONP6}	-	0.40	0.65	Ω	Power Supply 3.7[V]	
Maximum Duty	DMAX6	87	-	-	%		
[CH7]	2.1.0.0.10	01			,0		
Error Amp Reference	Veref7	0.983	1.00	1.017	V		
Voltage Soft-start Period 85%	tss7	2.55	5.10	10.2	ms	Soft-start Period 100% 6.0[ms](TYP)	
PMOS ON-Resistance	RONP7	-	4.00	6.40	Ω	Power Supply 3.7[V]	
NMOS ON-Resistance	RONP7 RONN7	-	0.70	1.12	Ω	Power Supply 3.7[V]	
Maximum Duty	DMAX7	87	-	-	%		
[CH8]	1	1	1	1			
Error Amp Reference Voltage	Veref8	0.978	1.00	1.022	V	Refer to P.16 for Output Voltage accuracy	
Soft-start Period 85%	tss8	2.55	5.10	10.2	ms	Soft-start Period 100% 6.0[ms](TYP)	
Maximum Duty	DMAX8	87	-	-	%		
			I	I			

Function Description

[Features Summary]

СН	Function	Output voltage (TYP)	Power output	Setting res.	USE
CH1	Boost converter	4.2[V] to 5.5[V]	External	External	Start-up ch,Motor
CH2	LDO	I/O voltage differential over 0.2[V]	Embedded	External	Analog
CH3	Buck converter	1.05[V]/1.26[V]/1.8[V]	Embedded	Embedded	Core
CH4	H-BRIDGE converter	3.25[V]/3.3[V]	Embedded	Embedded	Digital
CH5	Buck converter	1.8[V]	Embedded	External	Memory
CH6	Boost	6[V] to 16[V]	External	External	LED
CH7	Boost	12[V] to 13[V]	Embedded	External	CCD
CH8	Reverse	-7.5[V] to -6[V]	External	External	CCD

[CONTROL]

Stand-by function related terminals

Following table shows start-up condition of each block.


XSHDN 1	PWM /PFM	XSHDN 2	XSHDN 34	XSHDN 5	XSHDN 6	XSHDN 78	CH1	Intern al suppl y	RAM P SAW	CH2	CH3 CH4	CH5	CH6	CH7 CH8
L	-	-	-	-	-	-	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
Н	L	-	-	-	-	-	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF
	Н	L	L	L	L	L		ON	ON	OFF	OFF	OFF	OFF	OFF
		Н	L	L	L	L				ON	OFF	OFF	OFF	OFF
		L	Н	L	L	L				OFF	ON	OFF	OFF	OFF
		L	L	Н	L	L				OFF	OFF	ON	OFF	OFF
		L	L	L	Н	L				OFF	OFF	OFF	ON	OFF
		L	L	L	L	Н				OFF	OFF	OFF	OFF	ON

(Note) PWM/PFM logic refer to the table below. (Note) -symbol mean without conditions.


· Other setting terminals

	buing terminal	-		
Terminal			Func	otion
PWM/PFM	H : PWM op	eration	L : PFM operation	
CTL34	H Open L	VOUT3 1.80[V] 1.26[V] 1.05[V]	VOUT4 3.30[V] 3.25[V] 3.25[V]	(Note)High level of CTL34 is VREF voltage (Note) Logic after some [us] from rising edge of XSHDN34
CONT78	H : CH7,0 synch	CH8 startup Ironous	L : CH7→CH8 startu	p (Note) Logic after some [us] from rising edge of XSHDN78

· CTL34 terminal equivalent circuit




• XSHDN2 to XSHDN78, PWM/PFM terminal equivalent circuit



【CH1】

Function

Selectable PWM/PFM boost DC/DC converter. Output voltage is ranges from 4.2[V] to 5.5[V] (TYP). Low voltage operation starts up from 2.5[V] and also provides supply voltage to VREF circuit.



VOUT1 Setting External Components


Recommended External Components

Parts Name	Value	Maker	Part Number
C ₁	22[µF] x 2	Taiyo Yuden	JMK212BJ226MG
C2	10[µF]	Taiyo Yuden	JMK212BJ106KG
C ₃	560[pF]	Taiyo Yuden	UMK105BJ561KV
L ₁	1.0[µH]	ТОКО	A997AS-1R0N
M ₁	-	TOSHIBA	SSM3K122TU
D1	-	ROHM	RB060M-30
R ₁	Refer to the right table		-
R ₂	Refer to the right table		-


	4.2[V]	5.0[V]
R ₁	510[ΚΩ]+22[ΚΩ]	620[ΚΩ]+24[ΚΩ]
R₂	56[KΩ]	56[KΩ]

$$VOUT1 = \frac{R_1 + R_2}{R_2} \times 0.4[V]$$

Start-up Sequence



• PWM/PFM



Select PWM/PFM with light load (10mA or less).


[Internal Supply Voltage]

Function

LDO input voltage is supplied by VOUT1.

Output voltage is 2.5[V] (TYP).


VREF voltage is used to power up internal circuit and reverse reference of CH8.



Recommended External

Parts name	Value	Maker	Part number
C1	1.0[µF]	Taiyo Yuden	JMK105BJ105KV

Start-up Sequence




【CH2】

Function

LDO for minimum I/O voltage differential is 0.2[V] or more.

Output voltage ranges : if input voltage is VOUT1, from 3.3[V] to 3.5[V] (TYP), VOUT4, 1.8[V] (TYP).




Recommended External

Parts name	Value	Maker	Part number	VOUT2	ŝ
R ₁	Refer to the right	_		R ₁	30
R ₂	Refer to the right	_		R ₂	63
R ₃	200[mΩ]	-	-		F
C1	2.2[µF]	Taiyo Yuden	JMK107BJ225KA	VOUT	2 = -
C ₂	10[pF]	Taiyo Yuden	TMK063CH100FP		


/OUT2	3.3[V]	1.8[V]			
R ₁	300[KΩ]	150[KΩ]			
R ₂	30[KΩ]	30[KΩ]			
$VOUT2 = \frac{R_1 + R_2}{R_2} \times 0.3[V]$					

· Start-up Sequence



Over Current Protection

Characteristics of output voltage and output current is shown below.




BD9631GU

【CH3】

Function


Synchronous rectification type current control buck DC/DC converter with built in power MOS output stage. Output voltage is selectable: 1.05[V]/1.26[V]/1.8[V] (TYP).



· Recommended External

Parts name	Value	Maker	Part number
C ₁	10[µF]	Taiyo Yuden	JMK212BJ106KG
C ₂	10[µF]	Taiyo Yuden	JMK212BJ106KG
L1	10[µH]	sumida	CDRH2D14NP-100NC

Start-up Sequence



Over Current Protection

Monitor in-rush current to PMOS of PowerMOS and if over current (about 0.8[A] (TYP)) is detected, it stops switching for about 2.0[µs] (TYP). Timer latch circuit will latch PMOS to OFF status if such condition remained for 1.0[ms]. Latch will be released either setting XSHDN1=GND, PWM/PFM=GND or restarting the device.

Setting Voltage

It is possible to return in a set voltage by adding external resistance between VOUT3 and FB3.

CTL34=L


VOUT3 = 1.050[V] + (0.01452× externalR[kΩ]×0.4)[V] CTL34=OPEN

 $VOUT3 = 1.259[V] + (0.01821 \times external R[k\Omega] \times 0.4)[V]$

【CH4】

Function


Synchronous rectification cross converter with built-in power MOS output stage. Output voltage is selectable: 3.25[V]/3.3[V] (TYP) . In under voltage (2.85[V] (TYP)), boost operation after external PMOS turns ON. External PMOS turns OFF in soft start period.



Recommended External

Parts name	Value	Maker	Part number
C1	22[µF]	Taiyo Yuden	JMK212BJ226MG
C ₂	10[µF]	Taiyo Yuden	JMK212BJ106KG
L1	4.7[µH]	sumida	CDRH2D14NP-4R7NC
M1	-	TOSHIBA	SSM6J53FE

Start-up Sequence



· Setting voltage


It is possible to return in a set voltage by adding external resistance between VOUT4 and FB4.

 $CTL34=L, OPEN \qquad CTL34=H \\ VOUT4 = \frac{330.7[k\Omega] + ExternalR[k\Omega]}{40.7[k\Omega]} \times 0.4[V] \qquad VOUT4 = \frac{330[k\Omega] + ExternalR[k\Omega]}{40[k\Omega]} \times 0.4[V]$

【CH5】

Function

Synchronous rectification buck DC/DC converter with built in power MOS output stage. Output voltage range is 1.80[V] (TYP).




Recommended External

Parts name	Value	Maker	Part number
C ₁	2.2[µF]	Taiyo Yuden JMK107BJ225k	
C2	10[µF]	Taiyo Yuden JMK212BJ106K	
C₃	47[pF]	Taiyo Yuden TMK063CH470	
L1	10[µH]	sumida CDRH2D14NP-100	
R₁	180[KΩ]	-	
R ₂	51[KΩ]		-

$$VOUT5 = \frac{R_1 + R_2}{R_2} \times 0.4[V]$$

Start-up Sequence



【CH6】


Function

Boost DC/DC converter with built-in load switch.

This channel enables constant voltage operation and constant voltage operation for protection.

The constant voltage is available with output of 6[V] to 16[V] (TYP).


The load switch turns OFF when XSHDN6 goes LOW (CH6 shutdown) and the timer latch.



Recommended External

Parts name	Value	Maker	Part number
C ₁	10[µF]	Taiyo Yuden EMK212BJ106	
C ₂	10[µF]	Taiyo Yuden JMK212BJ106	
L1	10[µH]	sumida CDRH2D14NP-10	
R ₁	20[Ω]		-
QS ₁	-	ROHM QS5U17	

Start-up Sequence



Set Voltage when Fixed Voltage is Driven

When a fixed voltage is driven by internal resistance, it is set to 16V. It is possible to return in a set voltage by adding external resistance between VOUT6 and FB6. However, note the resisting pressure of the capacitance of C_1 when stepping up the voltage applying external resistance.

$$VOUT6 = \frac{ExternalR + 400[k\Omega]}{10[k\Omega]} \times 0.4[V]$$

【CH7】


Function

Synchronous rectification Boost DC/DC converter with integrated output stage power MOS.

Output voltage ranges from 12.0[V] to 13.0[V] (TYP).

Output can shut by back gate control function.

Back gate control function is a function to shut the output by placing back gate of PMOS to SW7 side when in XSHDN78=L (CH7 shut down) time and a timer latch.



Recommended External

Parts name	Value	Maker	Part number	
C ₁	10[µF]	Taiyo Yuden	EMK212BJ106KG	
C2	10[µF]	Taiyo Yuden	JMK212BJ106KG	
C ₃	68[pF]	Taiyo Yuden	TMK212CH680JP	
L1	22[µH]	Sumida CDRH2D14B/LDNP-2		
R ₁	Refer to the right table	-		
R ₂	Refer to the right table		-	

VOUT7 Setting External	12[V]	13[V]
R ₁	220[KΩ]	240[KΩ]
R ₂	20[KΩ]	20[KΩ]

$$VOUT7 = \frac{R_1 + R_2}{R_2} \times 1.0[V]$$

Start-up Sequence


Refer to [CH8] Start-up sequence in Page 16.

[CH8]

Function

Reverse DC/DC Converter.

Output voltage ranges from -7.5[V] to -6.0[V] (TYP).



·Recommended External


Parts name	Value	Maker	Part number
C ₁	10[µF] x 2	Taiyo Yuden LMK212BJ106	
C2	10[µF]	Taiyo Yuden	JMK212BJ106KG
C ₃	68[pF]	Taiyo Yuden TMK063CH68	
L ₁	4.7[µH]	sumida CDRH2D14P-4R	
M ₁	-	TOSHIBA	SSM6J53FE
D ₁	-	ROHM	RB060M-30
R ₁	Refer to the right table		-
R2	Refer to the right table		-

VOUT8 Setting External	-7.5[V]	-6[V]
R ₁	680[KΩ]	560[KΩ]
R ₂	120[KΩ]	120[KΩ]


$$VOUT8 = -\frac{R_1}{R_2}VREF + \frac{R_1 + R_2}{R_2}EREF8$$

Output voltage accuracy is calculated by the above formula.

Start-up Sequence




<CONT78=H>



[Short Protection Function]

- CH4 to CH8 are monitoring error amp input voltage fed backed from output and enable timer circuit with falling below the detection voltage of short protection circuit. Timer latch circuit will latch power MOS to OFF status of CH2 to CH8 if such condition remained for 1.0[ms].
- CH3 will be latched by over current protection.
- All channel except CH1 will be latched with any other channels to be over-current and/or shorted.
- Latch will be released either setting XSHDN1=GND, PWM/PFM=GND or restarting the device.
- Short detection comparator will be disabled by soft start.
- The timer latch circuit doesn't operate in PFM mode.




[Thermal shutdown function]

Thermal shutdown function is built in to prevent IC from heat distraction. Thermal circuit will be disabled by PFM.

I/O Equivalent Circuits

International Terminal Terminal Equivalent Circuit No. Name Name Name Name 4-G XSHDN1 Name Name Name Name 3-E PMMFHA Name Name Name Name Name 4-G XSHDN3 SHDN3 Image Name	Terminal	Terminal		Terminal	Terminal	
4-G SHONI SHONI 5-E PWMPPM PESERVE 4-F XSHON2 SHON3 5-G XSHON1 PESERVE 6-G CL34 SHON3 6-C PESERVE SW3 6-C PESERVE SW3 6-F XSHON3 SG3.3-H USW44 7.5 FB3 SW5 6-F XSHON78 SG3.3-H USW44 7.5 FB3 AGND AGND AGND 7.5 FB4 COC PEVI PGND 7.6 FB1 VOC2 PGND Imminal 7.6 FB1 VBAT 8-G VOUT3 7.6 FB8 FB5 SW7 Imminal Equivalent Circuit No. Name SW7 SW41 Imminal Equivalent Circuit No. Reminal Terminal Equivalent Circuit Name Imminal 7.6 FB8 FB5 SW7 Imminal Equivalent Circuit No. Reminal Terminal Name <td></td> <td></td> <td>Equivalent Circuit</td> <td></td> <td></td> <td>Equivalent Circuit</td>			Equivalent Circuit			Equivalent Circuit
5-E PWM/PPM 4-F XSHON2 5-G YSHON2 6-C YSHON2 6-C PESERVE 6-C PSESRVE 2-E FB3 2-F FB4 2-C VDC0 2-C VBC1 3-B VDC12 3-B FB5 5-C FB1 3-C VBAT 3-C FB3 5-C FB2 7-C FB3 7						
4+F XSHON2 4+E CTL34 CTL34 Image: Constraint of the second						
5-6 3-F 6-C 6-C 6-C 6-C 6-C 6-C 7-F 7-C 7-C 7-C 7-C 7-C 7-C 7-C 7-C 7-C 7-C						-• VBAT
4-E CTL34 CTL34 CTL34 3-F XSHDNS CSHDNS CSHDNS CSHDNS 6-E XSHDNS AGND CSHDNS CSHDNS 2-F FB3 AGND AGND CSHDNS CSHDNS 2-F FP4 CSW478 CSHDNS CSHDNS CSHDNS CSHDNS 2-F FP3 AGND AGND CSHDNS C		XSHDN34		1-F	SW3	(Note 1)
3-F XSHDNS ↓ ↓ G-G, 6+H DSW4 6-C RESERVE XSHDNS ↓ ↓ G-G, 6+H DSW4 6-F XSHDNS ↓ ↓ G-G, 6+H DSW4 G-G, 6+H DSW4 2-E FB3 CONT78 ↓ ↓ G-G, 6+H SC DSW4 2-E FB3 ↓ ↓ ↓ G-G, 6+H SC SC DSW4 2-E FB3 ↓ ↓ ↓ G-G, 6+H SC SC DSW4 G-G, 6+H SC SC DSW4 G-G, 6+H SC <	4-E	CTL34		2-G, 2-H	VOUT4	
e-C RESERVE 6-F VBUN78 S+F VSHON8 S-F VSHON8 S-F VSW4 F 3-G.3-H VSW4 S-F VSW5 S-F PSW6 S-F Equivalent Circuit Terminal Name Equivalent Circuit Name Equivalent Circuit SW7 Image: SW7 S-F Image: SW7	3-F	XSHDN5			DSW4	
e-F XSHDN78 CONT78 2-F AGND e-A SW5 2-F SW5 PE-EV6 3-A USO6 4-B USO6 0UT8 2-C VDCO	6-C	RESERVE			USW4	
5-F CONT78 AGND 4-C PREV6 3-A 2-E FB3 AGND 3-A LSO6 UT8 UT8 2-C VOC0 VOUT2 3-A 4-B UT8 UT8 UT8 3-B VOCC VOUT2 Image: Constraint of the second	6-E	XSHDN6	$- \qquad \qquad + \qquad \qquad + \qquad $	7-F	XLVS	
2-E FB3 2-F → AGND 3-A LSO6 4-B → PGND 1-B VOUT2 3-E VCC → AGND 8-C OUT6 OUT8 → PGND 1-B VOUT2 3-E VCC → AGND 1 Terminal No. Terminal Name Equivalent Circuit Terminal No. Terminal Name Equivalent Circuit 5-C FB1 7-B FB2 7-B → VBAT 8-G VOUT7 SW7 ↓ 3-B FB2 7-C FB8 7-B → AGND 1 1 Terminal No. Terminal Name Equivalent Circuit 1-A A1 8-A A3 A1 8-A A3 1 ↓ ↓ 1-H H1 H1 → AGND 1 1 Terminal No. Terminal Name Equivalent Circuit 8-B FB6 FB6 ↓ → AGND 1 1 1 ↓ 1-G YBAT5 YBAT6 YBAT6 YBAT6 YBAT6 YBAT6 2-A YBAT6 YBAT6 YBAT6 YBAT6 YBAT6 YBAT6 YBAT6 YBAT6 YBAT6 YBAT6 YBAT6 YBAT6 YBAT6 YBAT6 YBAT6 YBAT6 YBAT6 YBAT6 YBAT6 YBAT6 <td< td=""><td>6-F</td><td>XSHDN78</td><td></td><td>6-A</td><td>SW5</td><td></td></td<>	6-F	XSHDN78		6-A	SW5	
2-F FB4 2-C VOCO → PGND 3-E VOCC VOLT2 VCC (Note 1) Only XLVS has upper side Di		CONT78		4-C	PREV6	
2-C VDC0 1-B VUIT2 3-E VCC 0-D VREF Terminal Terminal No. Name 5-C VREF 3-B FB2 7-B FB2 7-B FB2 7-C FB3 7-C FB4 1-A A1 8-A A8 1-H HB 0-D Terminal No. Name FB7 FB7 7-C FB7 8-A A8 8-B VBA7 VBA7 VBA7 VBA7 VBA7 VBA7 VBA7						
1-B 3-E C-C VUCT2 VREF (Note 1) Only XLVS has upper side Di Terminal No. Terminal Name Terminal Repuivalent Circuit Terminal No. Terminal Name Equivalent Circuit 5-C 3-B 7-B 7-B 7-C 						
3-E VCC VREF G-D VREF (Note 1) Only XLVS has upper side Di Terminal Terminal Terminal Regulation No. PB1 VBAT Terminal Regulation 3-B FB2 VBAT SW7 Equivalent Circuit 7-E FB8 FB5 SW7 Image: Circuit Terminal 8-A AA AA AA AA 8-A AA AA AA 8-B FB6 Equivalent Circuit 0- Reminal Terminal Terminal 1-H AA AA 8-B FB6 FB6 1-H AA AA 8-B FB6 Circuit 7-C FB8 Equivalent Circuit Name Equivalent Circuit Name Equivalent Circuit Name Equivalent Circuit Name Equivalent Circuit 0- Name 6-B FB6 0- AGND 1-High resisting pressure VBAT 0- AGND 1- Name 0- AGND 1- Circuit 0- AG				8-C	OUT8	
6-D VREF Terminal No. Terminal Name Equivalent Circuit Terminal No. Terminal Name Equivalent Circuit 3-B FB2 VBAT 8-G VOUT7 3-B FB5 S-B FB7 7-C FB7 S-B 7-D RT 1-A A 8-B FB6 1-H H1 8-B FB6 0 FB6 1-H H1 8-B FB6 1-H H1 8-B FB6 1-H H1 1-H H1 8-B FB6 1-H H2 1-H						
Terminal No. Terminal Name Equivalent Circuit Terminal No. Terminal Name Equivalent Circuit 5-C FB1						(Note 1) Only XLVS has upper side Di
No. Name Equivalent Circuit 5-C FB1 3-B FB2 7-B FB5 5-B FB6.1 7-C FB8 7-D RT 1-A A1 8-A A8 1-H H1 1-H H1 1-H H1 1-H H1 1-H H1 1-H H2 1-H H1 1-H H2 1-H H3 1-H H3<	6-D	VREF				
No. Name Equivalent Circuit 5-C FB1 3-B FB2 7-B FB5 5-B FB6.1 7-C FB8 7-D RT 1-A A1 8-A A8 1-H H1 1-H H1 1-H H1 1-H H1 1-H H1 1-H H2 1-H H1 1-H H2 1-H H3 1-H H3<						
No. Null			Equivalent Circuit			Equivalent Circuit
3-B 7-B 7-B 7-C 7-C 7-C 7-C 7-C 7-C 7-C 7-C 7-C 7-C			Equivalent Olicalt			Equivalent Oricult
3-B 7-B 7-B 7-E 7-C 7-C 7-C 7-C 7-C 7-C 7-C 7-C 7-C 7-C						
5-B 7-E 7-D FB8 7-D RT 1-A FB6.1 FB8 A A Image: Constraint of the second			VDA1	8-F	SW7	
7-E FB7 7-D RT 1-A A1 8-A A8 1-H H1 8-H H1 8-H H1 8-H H1 8-H H1 8-H H1 8-H H2 6-B FB6 1-H Image: Constraint of the second of						□
7-C FB8 RT PT PT 1-A A1 A1 PGND 8-A A8 A8 PGND 1-H H1 H4 PGND 8-B PB6 FB6 PGND 1-G VBAT3 VBAT3 1-G VBAT3 VBAT4 1-G VBAT5 VBAT4 7-A VBAT6 VBAT5 2-A VBAT8 VBAT6 VBAT8 VBAT8 VBAT5 2-A VBAT8 VBAT6 VBAT8 VBAT8 VBAT8 VBAT8 VBAT8 VBAT9 VBAT9 AGND (Note 2) VBAT8 <t< td=""><td></td><td></td><td>\square</td><td></td><td></td><td></td></t<>			\square			
7-D RT Image: Constraint of the second						
1-A 8-A 1-H 8-H A1 4H A3 4-H A3 4-						
1-H B-H H1 H8 AGND Terminal No. Terminal Name Equivalent Circuit 6-B FB6 Image: Constraint of the second of						\frown
8-H H8 AGND Terminal No. Terminal Name Equivalent Circuit 6-B FB6 FB6 Terminal Figh resisting pressure Terminal AGND Terminal No. Terminal Name Equivalent Circuit 8-B VBAT VBAT VBAT VBAT VBAT VBAT 9-AGND AGND VBATS VBAT5 VBAT6 VBAT6 <td< td=""><td>8-A</td><td>A8</td><td>$\square \square \square \square$</td><td></td><td></td><td></td></td<>	8-A	A8	$\square \square \square \square$			
Orning Trice Terminal No. Terminal Name Equivalent Circuit 6-B FB6 Image: FB6 Image: FB6 Image: FB6 Image: FB6 Image: FB6 Image: FB6 Image: FB6 </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>						
No. Name Equivalent Circuit 6-B FB6 I-G VBAT I-G VBAT3 VBAT4 7-G, 7-H VBAT5 VBAT5 2-A VBAT6 VBAT3 VBAT8 VBAT6 VBAT3 VBAT9 VBAT4 VBAT4 VBAT9 VBAT5 VBAT4 VBAT9 VBAT6 VBAT8 VBAT9 VBAT9 VBAT9 VBAT9 VBAT9 VBAT4 VBAT9 VBAT9 VBAT4 VBAT9 VBAT9 VBAT9 VBAT9 VBA	8-H	H8	AGND			
No. Name Equivalent Circuit 6-B FB6 I-G VBAT I-G VBAT3 VBAT4 7-G, 7-H VBAT5 VBAT5 2-A VBAT6 VBAT3 VBAT8 VBAT6 VBAT3 VBAT9 VBAT4 VBAT4 VBAT9 VBAT5 VBAT4 VBAT9 VBAT6 VBAT8 VBAT9 VBAT9 VBAT9 VBAT9 VBAT9 VBAT4 VBAT9 VBAT9 VBAT4 VBAT9 VBAT9 VBAT9 VBAT9 VBA	Torminal	Torminal		Torminal	Torminal	
6-B FB6 High resisting pressure			Equivalent Circuit			Equivalent Circuit
1-G VBAT3 7-G, 7-H VBAT4 7-A VBAT6 8-B VBAT8 VBAT6 VBAT4 VBAT6 VBAT4 VBAT6 VBAT4 VBAT6 VBAT6 VBAT6 VBAT8 VBAT6 VBAT6 VBAT6						
High resisting pressure 7-G, 7-H VBAT4 2-A VBAT6 VBAT6 8-B VBAT8 VBAT8 VBAT5 VBAT8 VBAT8 VBAT5 VBAT8 VBAT9 VBAT5 VBAT8 VBAT9 VBAT5 VBAT9 VBAT9 VBAT5 VBAT8 VBAT9 VBAT5 VBAT9 VBAT9 VBAT5 VBAT9 VBAT9 VBAT5 VBAT9 VBAT9 VBAT5 VBAT9 VBAT9 VBAT9 VBAT9 <td>0-0</td> <td>1 DO</td> <td></td> <td></td> <td></td> <td></td>	0-0	1 DO				
High resisting pressure 7-A VBAT5 2-A VBAT6 VBAT6 VBAT6 VBAT6						
2-A 8-B VBAT8 VBAT8 VBAT8 VBAT3 VBAT4 VBAT5 VBAT5 VBAT6 VBAT8 VBAT5 VBAT6 VBAT8 VBAT5 VBAT6 VBAT8 VBAT5 VBAT8 VBAT5 VBAT6 VBAT8 VBAT6 VBAT8 VBAT6 VBAT8 VBAT6 VBAT8 VBAT6 VBAT8 VBAT8 VBAT8 VBAT6 VBAT8 VBAT8 VBAT6 VBAT8 VBAT6 VBAT8 VBAT8 VBAT6 VBAT8 VBAT6 VBAT8 V						(🛣 🛨)
AGND 8-B VBAT8 VBAT8 VBAT5 VBAT6 VBAT6 VBAT8 VBAT8 VBAT6 VBAT8 VBAT6 VBAT8 VBAT8 VBAT8 VBAT6 VBAT8 VBAT8 VBAT8 VBAT8 VBAT8 Equivalent Circuit 1-E PGND3 AGND 4-H,5-H						
AGND AGND AGND AGND VBAT5 VBAT6 VBAT8 PGND AGND (Note 2) VBAT5 doesn't have this Di Terminal No. Name 4-D AGND1 5-D AGND2 1-D PGND3 4-H,5-H PGND4 5-A PGND5 4-A PGND5 4-A PGND5 4-A PGND6 8-E PGND7			pressure			
AGND VBAT8 PGND AGND (Note 2) VBAT5 doesn't have this Di Terminal No. Name 4-D 5-D AGND1 5-D AGND2 1-D PGND1 1-E PGND3 4-H,5-H PGND4 5-A PGND4 5-A PGND4 5-A PGND5 4-A PGND5 4-A PGND6 8-E PGND7				0.0	VB/(IO	
PGND AGND Vote 2) VBAT5 doesn't have this Di Terminal Terminal No. Name 4-D AGND1 5-D AGND2 1-D PGND 1-D PGND1 1-E PGND3 4-H,5-H PGND4 5-A PGND5 4-A PGND6 8-E PGND7						
Image: constraint of the second system (Note 2) VBAT5 doesn't have this Di Image: constraint of the second system Image: constraint of the second system Image: constraint of the second system Image: constraint of the second system Image: constraint of the second system Image: constraint of the second system Image: constraint of the second system Image: constraint of the second system Image: constraint of the second system Image: constraint of the second system Image: constraint of the second system Image: constraint of the second system Image: constraint of the second system Image: constraint of the second system Image: constraint of the second system Image: constraint of the second system Image: constraint of the second system Image: constraint of the second system Image: constraint of the second system Image: constraint of the second system Image: constraint of the second system Image: constraint of the second system Image: constraint of the second system Image: constraint of the second system Image: constraint of the second system Image: constraint of the second system Image: constraint of the second system Image: constraint of the second system Image: constraint of the second system Image: constrated Image:			——●——AGND			
Terminal No. Terminal Name Equivalent Circuit 4-D AGND1 5-D AGND2 1-D PGND1 1-E PGND3 4-H,5-H PGND4 5-A PGND5 4-A PGND6 8-E PGND7						
No.NameEquivalent Circuit4-DAGND15-DAGND21-DPGND11-EPGND34-H,5-HPGND45-APGND54-APGND68-EPGND7						(Note 2) VBA15 doesn't have this Di
No.NameEquivalent Circuit4-DAGND15-DAGND21-DPGND11-EPGND34-H,5-HPGND45-APGND54-APGND68-EPGND7				Te me tre e l	Tennetical	1
NO. Name 4-D AGND1 5-D AGND2 1-D PGND1 1-E PGND3 4-H,5-H PGND4 5-A PGND5 4-A PGND6 8-E PGND7						Equivalent Circuit
5-DAGND21-DPGND11-EPGND34-H,5-HPGND45-APGND54-APGND68-EPGND7						· · · · · · · · · · · · · · · · · · ·
1-DPGND1AGND1-EPGND34-H,5-HPGND45-APGND54-APGND68-EPGND7						
1-E PGND3 4-H,5-H PGND4 5-A PGND5 4-A PGND6 8-E PGND7						
4-H,5-HPGND45-APGND54-APGND68-EPGND7						
5-A PGND5 4-A PGND6 8-E PGND7						
4-A PGND6 8-E PGND7						★ ↓
8-E PGND7						
						PGND
				0-0		

Power Dissipation



Operational Notes

1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Separate the ground and supply lines of the digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog block. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

5. Thermal Consideration

Should by any chance the power dissipation rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. In case of exceeding this absolute maximum rating, increase the board size and copper area to prevent exceeding the Pd rating. (Refer page 20)

6. Recommended Operating Conditions

These conditions represent a range within which the expected characteristics of the IC can be approximately obtained. The electrical characteristics are guaranteed under the conditions of each parameter.

7. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

8. Operation Under Strong Electromagnetic Field

Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.

9. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

10. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

11. Unused Input Pins

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.

Operational Notes – continued

12. Regarding the Input Pin of the IC

This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P-N junctions are formed at the intersection of the P layers with the N layers of other elements, creating a parasitic diode or transistor. For example (refer to figure below):

When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode. When GND > Pin B, the P-N junction operates as a parasitic transistor.

Parasitic diodes inevitably occur in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the P substrate) should be avoided.




Figure 1. Example of monolithic IC structure

13. Thermal Shutdown Circuit(TSD)

This IC has a built-in thermal shutdown circuit that prevents heat damage to the IC. Normal operation should always be within the IC's power dissipation rating. If however the rating is exceeded for a continued period, the junction temperature (Tj) will rise which will activate the TSD circuit that will turn OFF all output pins. When the Tj falls below the TSD threshold, the circuits are automatically restored to normal operation.

Note that the TSD circuit operates in a situation that exceeds the absolute maximum ratings and therefore, under no circumstances, should the TSD circuit be used in a set design or for any purpose other than protecting the IC from heat damage.

14. Disturbance light

In a device where a portion of silicon is exposed to light such as in a WL-CSP, IC characteristics may be affected due to photoelectric effect. For this reason, it is recommended to come up with countermeasures that will prevent the chip from being exposed to light.

15. Board Patterning

- VBAT,VBAT3,VBAT4,VBAT5,VBAT6,VBAT8 must be connected to the power supply on the board.
- VCC must be connected to VOUT1 output on the board.
- ALL PGND and AGND must be connected to GND on the board.
- ALL power supply line and GND terminals must be wired with wide/short pattern in order to achieve the lowest impedance possible.

16. Peripheral Circuitry

- Use low ESR ceramic capacitor for bypass capacitor and place them as close as possible between power supply and GND terminals.
- · Place external components such as L and C by IC using wide and short PCB trace patterns.
- Draw output voltage from each end of capacitor.
- Causing short circuit at CH1 output will overload the external diode and may breakdown the component. Prepare physical countermeasures by adding poli-switches and fuses to avoid excess current flow.

17. Start-up

- · Keep light load condition when starting up the device.
- Switch to PWM mode after CH1 has started up in PFM mode, and the VOUT1 output voltage is stable.
- CH2 to CH8 should starts after or simultaneously with PWM mode.


18. Usage of this Product

This IC is designed to be used in DSC/DVD application. When using in other applications, please be sure to consult with our sales representative in advance.


Ordering Information



Marking Diagram



Physical Dimension, Tape and Reel Information



Revision History

	Date	Revision	Changes		
	26.Apr.2016	001	New Release		

Notice

Precaution on using ROHM Products

1. Our Products are designed and manufactured for application in ordinary electronic equipments (such as AV equipment, OA equipment, telecommunication equipment, home electronic appliances, amusement equipment, etc.). If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment ^(Note 1), transport equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

(Note1) Medical Equipment Classification of	the Specific Applications
---	---------------------------

JAPAN	USA	EU	CHINA
CLASSⅢ	CLASSⅢ	CLASS II b	CLASSII
CLASSⅣ		CLASSⅢ	

- 2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
 - [a] Installation of protection circuits or other protective devices to improve system safety
 - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- 3. Our Products are designed and manufactured for use under standard conditions and not under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
 - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
 - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
 - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl₂, H₂S, NH₃, SO₂, and NO₂
 - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
 - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
 - [f] Sealing or coating our Products with resin or other coating materials
 - [g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
 - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- 9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

Precautions Regarding Application Examples and External Circuits

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- 2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

Precaution for Electrostatic

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

Precaution for Storage / Transportation

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
 - [a] the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
 - [b] the temperature or humidity exceeds those recommended by ROHM
 - [c] the Products are exposed to direct sunshine or condensation
 - [d] the Products are exposed to high Electrostatic
- 2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

Precaution for Product Label

A two-dimensional barcode printed on ROHM Products label is for ROHM's internal use only.

Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

Precaution for Foreign Exchange and Foreign Trade act

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

Precaution Regarding Intellectual Property Rights

- All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
- 2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
- 3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

Other Precaution

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- 4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

General Precaution

- 1. Before you use our Products, you are requested to care fully read this document and fully understand its contents. ROHM shall not be in an y way responsible or liable for failure, malfunction or accident arising from the use of a ny ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this docume nt is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sale s representative.
- 3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate an d/or error-free. ROHM shall not be in an y way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.