MIC74

2-Wire Serial I/O Expander and Fan Controller

General Description

The MIC74 is a fully programmable serial-to-parallel I/O expander compatible with the SMBus™ (system management bus) protocol. It acts as a slave on the bus, providing eight independent I/O lines.

Each I/O bit can be individually programmed as an input or output. If programmed as an output; each I/O bit can be programmed as an open-drain or complementary push-pull output. If desired, the four most significant I/O bits can be programmed to implement fan speed control. An internal clock generator and state machine eliminate the overhead generally associated with "bit-banging" fan speed control.

Programming the device and reading/writing the I/O bits is accomplished using seven internal registers. All registers can be read by the host. Output bits are capable of directly driving high-current loads, such as LEDs. A separate interrupt output can notify the host of state changes on the input bits without requiring the MIC74 to perform a transaction on the serial bus or be polled by the host. Three address selection inputs are provided, allowing up to eight devices to share the same bus and provide a total of 64 bits of I/O.

The MIC74 is available in an ultra-small-footprint 16-pin QSOP. Low quiescent current, small footprint, and low package height make the MIC74 ideal for portable and desktop applications.

Datasheets and support documentation are available on Micrel's web site at: www.micrel.com.

Features

- Provides eight bits of general purpose I/O
- Built-in fan speed control logic (optional)
- 2-wire SMBus™/I^{2}C™-compatible serial interface plus interrupt output
- 2.7V to 3.6V operating voltage range
- 5V-tolerant I/O
- Low quiescent current: 2µA (typical)
- Bit-programmable I/O options:
  - Input or output
  - Push-pull or open-drain output
  - Interrupt on input changes
- Outputs can directly drive LEDs (10mA I_{OL})
- Up to 8 devices per bus

Applications

- General purpose I/O expansion via serial bus
- Personal computer system management
- Distributed sensing and control
- Microcontroller I/O expansion
- Fan control

Typical Application

SMBus is a trademark of Intel Corporation. I^{2}C is a trademark of Phillips Electronics N.V.

September 30, 2014

Revision 3.0

Ordering Information

Part Number	Junction Temperature Range	Package	Lead Finish
MIC74YQS	–40°C to +85°C	16-Pin QSOP	Pb-Free

Pin Configuration

```
          ┌───────┐
   A0  │1│●      16│  VDD
   A1  │2│        15│  DATA
   A2  │3│        14│  CLK
   P0  │4│        13│  /ALERT
   P1  │5│        12│  P7 (/FS2)
   P2  │6│        11│  P6 (/FS1)
   P3  │7│        10│  P5 (/FS0)
  GND  │8│         9│  P4 (/SHDN0)
          └───────┘
```

16-Pin QSOP (QS)
(Top View)

Pin Description

Pin Number	Pin Name	Pin Function
1, 2, 3	A0, A1, A2	Address (input): Slave address selection inputs; sets the three least significant bits of the MIC74's slave address.
4, 5, 6, 7	P0, P1, P2, P3	Parallel I/O (input/output): General-purpose I/O pin. Direction and output type are user-programmable.
8	GND	Ground
9, 10, 11, 12	P4, P5, P6, P7 (/SHDN, /FS0 /FS1, /FS2)	Parallel I/O (input/output): P4–P7 are general-purpose I/O pins. Direction and output type are user-programmable. Shutdown (output): When the FAN bit is set, pin 9 becomes SHDN. Fan speed (output): When the FAN bit is set, pins 10 through 12 become /FS0 – /FS2 respectively, controlled by the FAN_SPEED register.
13	/ALERT	Interrupt (output): Active-low, open-drain output signals input-change-interrupts to the host on this pin. Signal is cleared when the bus master (host) polls the ARA (alert response address = 0001 100) or reads status.
14	CLK	Serial bus clock (input): The host provides the serial bit clock in this input.
15	DATA	Serial data (input/output): Serial data input and open-drain serial data output.
16	VDD	Power supply (input).

Absolute Maximum Ratings[1]

Supply Voltage (V_{DD}) ....+4.6V
Input Voltage [all pins except VDD
and GND] (V_{IN}). .... GND – 0.3V to +5.5V
Junction Temperature (T_J) .... 150°C
Lead Temperature (soldering, 10s)............................ 260°C
ESD Rating[3]
    VDD 1.5kV
    A0, A1, A2..500V
    Others 200V

Operating Ratings[2]

Supply Voltage (V_{DD})................................... +2.7V to +3.6V
Ambient Temperature (T_A) ....−40°C to +85°C
Package Thermal Resistance (θ_{JA}) ....163°C/W

Electrical Characteristics[4]

2.7V ≤ V_{DD} ≤ 3.6V; T_A = 25°C, bold values indicate −40°C < T_A < +85°C, unless noted.

| Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
V_{IN}	Input Voltage (any pin except VDD and GND)		GND−0.3		5.5	V
I_{DD}	Operating Supply Current	P[7:0] inputs; P[7:0] = V_{DD} or GND /ALERT open; f_{CLK} = 100kHz		2	6	µA
I_{START}	Fan Startup Supply Current (Fan Mode Only)	during t_{START}; /ALERT, /SHDN, /FS2[2:0] = open; V_{CLK} = V_{DATA} = V_{DD}; P[3:0] = inputs			1.75	mA
I_{STBY}	Standby Supply Current	/ALERT = open, V_{CLK} = V_{DATA} = V_{DD}; P[3:0] = inputs		1	3	µA
Serial I/O (DATA, CLK)						
V_{IL}	Input Low Voltage		**−0.3**		**0.8**	V
V_{IH}	Input High Voltage		**2**		**5.5**	V
V_{OL}	Output Low Voltage	I_{OL} = 3mA			**0.4**	V
I_{LEAK}	Leakage Current	V_{IN} = 5.5V or GND	−1		+1	µA
C_{IN}	Input Capacitance			10		pF

Notes:

1. Exceeding the absolute maximum ratings may damage the device.

2. The device is not guaranteed to function outside its operating ratings.

3. Devices are ESD sensitive. Handling precautions are recommended. Human body model, 1.5kΩ in series with 100pF.

4. Specification for packaged product only.

5. Devices participating in a transfer will timeout when any clock low exceeds the value of $t_{TIMEOUT(min)}$ of 25ms. Devices that have detected a timeout condition must reset the communication no later than $t_{TIMEOUT(max)}$ of 35ms. The maximum value specified must be adhered to by both a master and a slave as it incorporates the cumulative stretch limit for both a master (10ms) and a slave (25ms).

6. $t_{HIGH(max)}$ provides a simple guaranteed method for devices to detect bus idle conditions.

7. Rise and fall time is defined as follows: t_R = $V_{IL(max)}$ − 0.15V to $V_{IH(min)}$ + 0.15V; t_F = 0.9V_{DD} to $V_{IL(max)}$ − 0.15V.

8. Guaranteed by design.

Electrical Characteristics[4] (Continued)

Parallel I/O [P0–P3, P4(/SHDN), P5(/FS0)–P7(/FS2)]						
Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
V_{IL}	Input Low Voltage		−0.5		0.8	V
V_{IH}	Input High Voltage		2		5.5	V
I_{OL}	Output Low Current	$V_{OL} = 0.4V$, $V_{DD} = 2.7V$	7			mA
		$V_{OL} = 1V$, $V_{DD} = 3.3V$	10			mA
I_{OH}	Output High Current	$V_{OH} = 2.4V$	7			mA
I_{LEAK}	Leakage Current	$V_{IN} = 5.5V$ or GND	−1		+1	µA
C_{IN}	Input Capacitance			10		pF
C_{OUT}	Output Capacitance			10		pF
Address Input (A0–A2)						
V_{IL}	Input Low Voltage		−0.3		$0.3V_{DD}$	V
V_{IH}	Input High Voltage		$0.7V_{DD}$		$V_{DD}+0.3$	V
I_{LEAK}	Leakage Current	$V_{IN} = V_{DD}$ or GND	−250		+250	nA
/ALERT						
V_{OL}	Output Low Voltage	$I_{OL} = 1mA$			0.4	V
I_{LEAK}	Leakage Current	$V_{IN} = V_{DD}$ or V_{SS}	−1	±250	+1	µA
AC Characteristics						
t_{START}	Fan Startup Interval	Normal operation	0.5	1	3.3	sec
t_{PULSE}	Minimum Pulse-Width	Minimum pulse-width on P*n* to generate an interrupt, Note 8	10			ns
$t_{/INT}$	Interrupt Delay	Interrupt delay from state change on P*n* to /ALERT ≤ V_{OL}, Note 8			4	µs
$t_{/IR}$	Delay from Status Read or ARA Response to /ALERT ≥ V_{OH}				4	µs
$t_{HD:STA}$	Hold Time, Note 8	Hold time after repeated start condition, after this period, the first clock is generated	4			µs
$t_{SU:STA}$	Setup Time, Note 8	Repeated start condition setup time	4.7			µs
$t_{SU:STO}$	Stop Condition Setup Time	Note 8	4			µs
$t_{HD:DAT}$	Data Hold Time	Note 8	500			ns
$t_{SU:DAT}$	Data Setup Time	Note 8	0			ns
$t_{TIMEOUT}$	Clock Low Time-Out	Note 5, 8	25	35		ms
t_{LOW}	Clock Low Period	Note 6, 8	4.7			µs
t_{HIGH}	Clock High Period	Note 6, 8	4	50		µs
t_F	Clock/Data Fall Time	Note 7, 8		300		ns
t_R	Clock/Data Rise Time	Note 7, 8		1000		ns
t_{BUF}	Bus free time between stop and Start condition	Note 8	4.7			µs

Timing Definitions

Register Descriptions

Table 1. Device Configuration Register

DEV_CFG							
D[7]	**D[6]**	**D[5]**	**D[4]**	**D[3]**	**D[2]**	**D[1]**	**D[0]**
Always write as zero						FAN	IE

Device Configuration Register Parameters

- Power-on default value: $0000\ 0000_b$, 00_h
  - Interrupts disabled
  - Not in fan mode
- Command_byte address: $0000\ 0000_b$, 00_h
- Type: 8-bits, read/write
- Bit name: IE
- Function: Global interrupt enable

- Operation: 1 = enabled; 0 = disabled
- Bit name: FAN
- Function: Selects fan mode (P[7:4] vs. /FS[2:0], /SHDN)
- Operation: 1 = fan mode; 0 = I/O mode
- Bit Name: D[2] through D[6]
- Function: Reserved
- Operation: Reserved; always write as zero

Table 2. Data Direction Register

DIR							
D[7]	**D[6]**	**D[5]**	**D[4]**	**D[3]**	**D[2]**	**D[1]**	**D[0]**
DIR7	DIR6	DIR5	DIR4	DIR3	DIR2	DIR1	DIR0

Data Direction Register Parameters

- Power-on default value: $0000\ 0000_b$, 00_h
  - All P*n*'s configured as inputs
- Command_byte address: $0000\ 0001_b$, 01_h
- Type: 8-bits, read/write
- Bit name: DIR*n*
- Function: Selects data direction, input or output, of P*n*
- Operation: 1 = output; 0 = input
-

- Notes: If the FAN bit of the DEV_CFG register is set to '1' (i.e., if fan mode is selected), P[7:4] are automatically configured as open-drain outputs. They are then referred to as /FS[2:0] and /SHDN. The DIR register has no effect on these I/O bits while in fan mode.

Register Descriptions (Continued)

Table 3. Output Configuration Register

OUT_CFG							
D[7]	**D[6]**	**D[5]**	**D[4]**	**D[3]**	**D[2]**	**D[1]**	**D[0]**
OUT7	OUT6	OUT5	OUT4	OUT3	OUT2	OUT1	OUT0

Output Configuration Register Parameters

- Power-on default value: $0000\ 0000_b$, 00_h
  - All outputs open-drain
- Command_byte address: $0000\ 0010_b$, 02_h
- Type: 8-bits, read/write
- Bit name: OUTn
- Function: Selects output driver configuration of Pn when Pn is configured as an output.

- Operation: 1 = push-pull; 0 = open-drain
- Notes: If the FAN bit of the DEV_CFG register is set to '1' (i.e., if fan mode is selected), P[7:4] are automatically configured as open-drain outputs. They are then referred to as /FS[2:0] and /SHDN. The OUT_CFG register has no effect on these I/O bits while in fan mode.

Table 4. Status Register

STATUS							
D[7]	**D[6]**	**D[5]**	**D[4]**	**D[3]**	**D[2]**	**D[1]**	**D[0]**
S7	S6	S5	S4	S3	S2	S1	S0

Status Register Parameters

- Power-on default value: $0000\ 0000_b$, 00_h
  - No interrupts pending
- Command_byte address: $0000\ 0011_b$, 03_h
- Type: 8-bits, read/write
- Bit name: Sn
- Function: Flag for Pn input-change event when Pn is configured as an input. Sn is set when the corresponding input changes state.

- Operation: 1 = change occurred; 0 = no change occurred
- Notes: If the FAN bit of the DEV_CFG register is set to '1' (i.e., if fan mode is selected), P[7:4] are automatically configured as open-drain outputs. They are then referred to as /FS[2:0] and /SHDN. No interrupts of any kind are generated by these pins while in fan mode. All status bits are cleared after any read operation is performed on STATUS.

Table 5. Interrupt Mask Register

INT_MASK							
D[7]	**D[6]**	**D[5]**	**D[4]**	**D[3]**	**D[2]**	**D[1]**	**D[0]**
IM7	IM6	IM5	IM4	IM3	IM2	IM1	IM0

Interrupt Mask Register Parameters

- Power-on default value: $0000\ 0000_b$, 00_h
- Command_byte address: $0000\ 0100_b$, 04_h
- Type: 8-bits, read/write
- Bit name: Imn
- Function: Interrupt enable bit for Pn when Pn is configured as an input.

- Operation: 1 = enabled; 0 = disabled
- Notes: If the FAN bit of the DEV_CFG register is set to '1' (i.e., if fan mode is selected), P[7:4] are automatically configured as open-drain outputs. They are then referred to as /FS[2:0] and /SHDN. No interrupts of any kind are generated by these pins while in fan mode.

Register Descriptions (Continued)

Table 6. Data Register

DATA							
D[7]	**D[6]**	**D[5]**	**D[4]**	**D[3]**	**D[2]**	**D[1]**	**D[0]**
P7	P6	P5	P4	P3	P2	P1	P0

Data Register Parameters

- Power-on default value: 1111 1111$_b$, FF$_h$

- Command_byte address: 0000 0101$_b$, 05$_h$

- Type: 8-bits, read/write

- Bit name: Pn

- Function: Returns the current state of any Pn configured as an input and the last value written to Pn's configured as outputs. Writing the DATA register sets the output state of any Pn's configured as outputs; writes to I/O bits configured as inputs are ignored.

- Read operation: 1 = Pn is high; 0 = Pn is low

- Write operation: 1 = Pn is set to '1'; 0 = Pn is cleared

- Notes: If the FAN bit of the DEV_CFG register is set to '1' (i.e., if fan mode is selected), P[7:4] are automatically configured as open-drain outputs. They are then referred to as /FS[2:0] and /SHDN. The state of these pins is determined by the FAN_SPEED register. While in fan mode, D[7:4] of the DATA registers have no effect.

Table 7. Fan Speed Register

FAN_SPEED							
D[7]	**D[6]**	**D[5]**	**D[4]**	**D[3]**	**D[2]**	**D[1]**	**D[0]**
Always write as zero					Fan Speed		

Fan Speed Register Parameters

- Power-on default value: 0000 0000$_b$, 00$_h$
    - Fan off

- Command_byte address: 0000 0110$_b$, 06$_h$

- Type: 8-bits, read/write

- Bit name: D[0] through D[2]

- Function: Determines bit-pattern on FS[2:0]

- Operation: Fan speed settings (see below)

D[2:0] Value	Output State		Fan Speed
	/FS[2:0]	**/SHDN**	
000	111	0	Off
001	110	1	Speed 1 (slowest)
010	101	1	Speed 2
011	100	1	Speed 3
100	011	1	Speed 4
101	010	1	Speed 5
110	001	1	Speed 6
111	000	1	Speed 7 (fastest)

- Notes: Any time the fan speed register contains zero, meaning the fan is shut down, and a non-zero value is written into the fan speed register, the /FS[2:0] and /SHDN outputs will assume the highest fan speed state for approximately one second (tSTART). Following this interval, the state of the fan speed control outputs will assume the value indicated by the contents of FAN_SPEED. This insures that the fan will start reliably when low speed operation is desired.

- Bit Name: D[3] through D[7]

- Function: Reserved

- Operation: Always write as zero

Functional Diagram

Typical I/O Port (Fan Speed Control Logic Not Shown)

Functional Description

Pin Descriptions

VDD

Power supply input connection. See Operating Ratings section for additional information.

GND

Ground or return connection for all MIC74 functions.

CLK

A CLK signal is provided by the host (master) and is common to all devices on the bus. The CLK signal controls all transactions in both directions on the bus and is applied to each MIC74 at the CLK pin.

DATA

Serial data is bidirectional and is common to all devices on the bus. The MIC74's DATA output is open-drain.

The DATA line requires one external pull-up resistor or current source per system that can be located anywhere along the line.

A2, A1, A0

The MIC74 responds to its own unique address which is assigned using the A0–A2 pins. A0–A2 set the three LSBs (least significant bits) of the MIC74's 7-bit slave address. The three address pins allow eight unique MIC74 addresses in a system. When the MIC74's address matches an address received in the serial bit stream, communication is initiated.

A2, A1 and A0 should be connected to GND or VDD. The state of these pins is sampled only once at device power-on. New slave addresses are not accepted unless the MIC74 is powered off then on.

Table 8. MIC74 Address Configuration

Inputs			MIC74 Slave Address	
A2	A1	A0	Binary	Hex
0	0	0	010 0000$_b$	20$_h$
0	0	1	010 0001$_b$	21$_h$
0	1	0	010 0010$_b$	22$_h$
0	1	1	010 0011$_b$	23$_h$
1	0	0	010 0100$_b$	24$_h$
1	0	1	010 0101$_b$	25$_h$
1	1	0	010 0110$_b$	26$_h$
1	1	1	010 0111$_b$	27$_h$

Alert Response Address

The MIC74 also responds to the Alert Response Address (ARA). The ARA is used by the master (host) to request the address of a slave that has provided an interrupt to the master via the /ALERT line.

The ARA is a single address (0001 100) common to all slaves and is described in more detail under Interrupt Generation with related information under /ALERT. Also see Figure 7.

Pn, /SHDN, and /FS0 - /FS2

P0 through P7 are general-purpose input/output bits. Each bit is independently programmable as an input or an output. If programmed as an output, each bit is further programmable as either a complementary push-pull or open-drain output.

If properly enabled, any Pn programmed as an input will generate an interrupt to the host using the /ALERT output when the input changes state. In this way, the MIC74 can notify the host of an input change without requiring periodic polling by the host or a message transaction on the bus.

Regardless of whether interrupts are enabled or disabled, each input-change event also sets the corresponding bit in the status register. I/O configuration is performed using the output configuration (OUT_CFG), I/O direction (DIR), and interrupt mask (INT_MASK) registers.

If the FAN bit in the device configuration register is set, the states of P[7:4] are controlled by the FAN_SPEED register. The bits in the OUT_CFG, DIR, and INT_MASK registers corresponding to P[7:4] are ignored. When in fan mode, P[7:4] are referred to as /FS2, /FS1, /FS0, and /SHDN. While in this mode, no interrupts of any kind will be generated by these pins.

/ALERT

The alert signal is an open-drain, active-low output. The operation of the /ALERT output is controlled by the IMn bits in the INT_MASK register and the global interrupt enable bit (IE) in the DEV_CFG register.

If the IE bit is set to zero, or if the corresponding interrupt enable bit, IMn, is set to zero, no input-change interrupts will be generated. Regardless of the IE bit setting, the change will be reflected in the status register.

If the IE bit is set to one, IMn is set to one, and Pn is an input, then /ALERT is driven active whenever Pn changes state, (goes from a high-to-low or low-to-high state). Once triggered, /ALERT is unconditionally reset to its inactive state once the MIC74 successfully responds to the alert response addressor STATUS is read.

Serial Port Operation

The MIC74 uses standard SMBus Read_Byte and Write_Byte operations to communicate with its host.

The Read_Byte operation is a composite read-write operation consisting of first sending the MIC74's slave address followed by a command byte (a write) and then resending the slave address and clocking out the data byte (a read). The command byte is the address of the target register. See Table 9. An example of a Read_Byte operation is shown in Figure 8.

Similarly, the write-byte operation consists of sending the device's slave address followed by a command byte and the byte to be written to the target register. Again, in the case of the MIC74, the command byte is the address of the target register. See Table 9.

In addition, to the read byte and write byte protocols, the MIC74 adheres to the SMBus protocol for response to the ARA (alert response address). An MIC74 expects to be interrogated using the ARA when it has asserted its /ALERT output. /ALERT interrupts can be enabled or disabled using the IE bit in the DEV_CFG register.

Power-On

When power is initially applied, the MIC74's internal registers will assume their power-up default state and the state of the address inputs, A2, A1 and A0, will be read to establish the device's slave address. See the individual register descriptions for each registers default state. Also see Table 9.

I/O Ports

Each I/O bit, P0 through P7, may be individually programmed as an input or output using the corresponding bit in the I/O direction register, DIR. If programmed as an output, each is further programmable as either a complementary push-pull or open-drain output using the output configuration register, OUT_CFG.

If enabled by the corresponding bit, IMn, in the interrupt mask register INT_MASK, each Pn programmed as an input will generate an interrupt to the host on /ALERT if the input changes state. In this way, the MIC74 can notify the host of an input change without requiring periodic polling by the host or a transaction on the bus.

Each input-change event also sets the corresponding bit in the status register, STATUS. See "Functional Diagram" for the logic arrangement of atypical MIC74 I/O port.

Fan Speed Control

If the FAN bit in the device configuration register is set, the state of P[7:4] is controlled by the FAN_SPEED register. The bits in the OUT_CFG, DIR, and INT_MASK registers corresponding to P[7:4] are ignored. When in Fan Control Mode, P[7:4] are referred to as /FS2, /FS1, /FS0, and /SHDN. While in this mode, no interrupts of any kind will be generated by these pins. See "Application Information" for typical fan speed control applications.

Table 9. Register Summary

Register Name	Register Description	Address		Available Options	Power-On Default	
		Binary	Hex		Binary	Hex
DEV_CFG	Device configuration	$0000\ 0000_b$	00_h	8-bit read/write	$0000\ 0000_b$	00_h
DIR	I/O direction	$0000\ 0001_b$	01_h	8-bit read/write	$0000\ 0000_b$	00_h
OUT_CFG	Output configuration	$0000\ 0010_b$	02_h	8-bit read/write	$0000\ 0000_b$	00_h
STATUS	Interrupt status	$0000\ 0011_b$	03_h	8-bit read	$0000\ 0000_b$	00_h
INT_MASK	Interrupt mask	$0000\ 0100_b$	04_h	8-bit read/write	$0000\ 0000_b$	00_h
DATA	General purpose I/O	$0000\ 0101_b$	05_h	8-bit read/write	$1111\ 1111_b$	FF_h
FAN_SPEED	Fan speed	$0000\ 0110_b$	06_h	8-bit read/write	$0000\ 0000_b$	00_h

Fan Start-Up

Any time the fan speed register contains zero (fan is off) and then a nonzero value is written to FAN_SPEED, the /FS[2:0] and /SHDN outputs will assume the highest fan speed state for approximately one second (t_{START}). Following this interval, the state of the fan speed control outputs will assume the value indicated by the contents of FAN_SPEED. This insures that the fan will start reliably when low speed operation is desired. The t_{START} interval is generated by an internal oscillator and counters. At the end of t_{START}, this oscillator is powered down to reduce overall power consumption.

Figure 1. Fan Speed Control Application

Proper sequencing of the /FS[2:0] and /SHDN signals is performed by the MIC74's internal logic state machine. When activating the fan from the off state, the /FS[2:0] lines change state first, then, after a delay equal to one-half of t_{START}, the /SHDN pin is deasserted. Conversely,

when the fan is shutdown (zero is written to FAN_SPEED), the /SHDN pin is deasserted first. The /FS[2:0] lines are subsequently deasserted after a delay of $\frac{1}{2}t_{START}$. The internal oscillator is also powered down following the $t_{START}/2$ interval at fan shut-down. These timing relationships are illustrated in Figure 2.

Interrupt Generation

Assuming that any or all of the I/Os are configured as inputs, the MIC74 will reflect the occurrence of an input change in the corresponding bit in the status register, STATUS. This action cannot be masked. An input change will only generate an interrupt to the host if interrupts are properly configured and enabled.

The MIC74 can operate in either polled mode or interrupt mode. In the case of polled operation, the host periodically reads the contents of STATUS to determine the device state. The act of reading STATUS clears its contents. Repeating events which have occurred since the last read from STATUS will not be discernable to the host.

Interrupts are only generated if the global interrupt enable bit, IE, in the DEV_CFG register is set. The /ALERT signal will be asserted (driven low) when an interrupt is generated. The MIC74 expects to be interrogated using the ARA when it has generated an interrupt output. Once it has successfully responded to the ARA (Alert Response Address), the /ALERT output will be deasserted. The contents of the status register will not be cleared until it is read using a read byte operation.

If a given system does not wish to use the SMBus ARA protocol for reporting interrupts, the system may simply poll the contents of the status register after detecting an interrupt on /ALERT. This action will clear the contents of STATUS and cause /ALERT to be deasserted. Reading the status register is an acceptable substitute for using the ARA protocol. Presumably, however, it will involve higher system overhead since all the devices on the bus must be polled to determine which one generated the interrupt.

Figure 2. Typical MIC74 Fan Mode Timing and System Behavior

Application Information

Bit Transfer

The data received on the DATA pin must be stable during the high period of the clock.


Figure 3. Acceptable Bit Transfer Conditions

Data can change state only when the CLK line is low. Refer to the figure above.

Start and Stop Conditions

Two unique bus situations define start and stop conditions. A high-to-low transition of the DATA line while CLK is high indicates a start condition. A low-to-high transition of the DATA line while CLK is high defines a stop condition. See Figure 4.

Figure 4. Start and Stop Definitions

Start (leading edge of start) and stop (trailing edge of stop) conditions are always generated by the bus master (host). After a start condition, the bus is considered to be busy. The bus becomes free again after a certain time following a stop condition or after both CLK and DATA lines remain high for more than 50μs.

Serial Byte Format

Every byte consists of 8 bits. Each byte transferred on the bus must be followed by an acknowledge bit. Bytes are transferred with the MSB (most significant bit) first. See Figure 5.

Figure 5. Serial Byte Format

Acknowledge and Not Acknowledge

The acknowledge related clock pulse is generated by the master. The transmitter releases the DATA line (high) during the acknowledge clock cycle.

In order to acknowledge (ACK) a byte, the receiver must pull the DATA line low during the high period of the clock pulse according the bus timing specifications. A slave device that wishes to not acknowledge a byte must let the DATA line remain high during the acknowledge clock pulse. See Figure 6.

Figure 6. Acknowledge and Not Acknowledge

Figure 7. Interrupt Handling Using the Alert Response Address

Figure 8. Interrupt Handling Without the Alert Response Address

Initializing the MIC74

The MIC74's internal registers are reset to their default state at power-on. The MIC74's default state can be summarized as follows:

- All I/Os configured as inputs (DIR = 00_h)

- Output configuration set to open-drain (OUT_CFG = 00_h)

- All outputs high/floating (DATA = FF_h)

- Fan functions disabled (FAN_SPEED = 00_h; FAN bit of DEV_CFG = 0)

- All interrupts masked (IE bit of DEV_CFG = 0)

The result of this configuration is that all I/O pins will essentially float unless driven by external circuitry. Any system using the MIC74 will need to initialize the internal registers to the state required for proper system operation. The recommended order for initializing the MIC74's registers is as follows:

1. Write DATA
2. Write OUT_CFG
3. Write DIR
4. Write FAN_SPEED (if using fan mode)
5. Write INT_MASK (if using interrupts)
6. Read STATUS to clear it
7. Write DEV_CFG to enable fan mode and/or interrupts, if using.

At the conclusion of step three, any I/Os configured as outputs in step 2 will be driven to the levels programmed into the data register in step one. The order of step 1 through step 3 is important to ensure that spurious data does not appear at the I/Os during configuration. Following step 7, programming the device configuration register, the MIC74 will begin generating interrupts if they are enabled, and the fan will be started if FAN_SPEED contains a non-zero value. The corresponding interrupt service routines (if any) must be initialized and enabled prior to step 7. STATUS should be cleared (step 6) in both polled and interrupt driven systems.

Figure 9. Initializing the MIC74 for Polled Operation

Figure 10. Initializing the MIC74 for Interrupts

Polled Mode

Input state changes on I/Os configured as inputs will be reflected in the status register regardless of the state of the global interrupt enable bit (IE) and the individual interrupt mask bits in INT_MASK. In a system utilizing polling to monitor for input changes, the status register is periodically read to check for input events. The act of reading STATUS clears it in preparation for detecting future events. The status bits corresponding to I/Os configured as outputs or corresponding to P[7:4] when in fan mode will not be set by state changes on these pins. It is always good practice, however, to mask the value obtained when reading STATUS to eliminate any bits, output or otherwise, that are not of immediate concern. This will help avoid problems if software changes are made in the future.

The flowchart shown in Figure 9 illustrates the steps involved in initializing the MIC74 for polled operation. The flowchart in Figure 11 illustrates the corresponding polling routine. The process for writing output data is straight-forward—simply write the desired bit pattern to DATA. Special precautions may be required when changing output data in an interrupt driven system, however. See the Writing to the Data Register section.

Interrupt Mode

Input state changes on I/Os configured as inputs will be reflected in the status register regardless of the state of the global interrupt enable bit (IE) and the individual interrupt mask bits in INT_MASK. In a system utilizing interrupts to detect input changes, one or more of the bits in the interrupt mask register, INT_MASK, are set to allow interrupts on /ALERT to be generated by input events. The global interrupt enable bit, IE, in the device configuration register must also be set to enable interrupts.

The flowchart shown in Figure 10 illustrates the steps involved in initializing the MIC74 for interrupt-driven operation. The flowchart in Figure 12 illustrates the corresponding interrupt service routine using the SMBus ARA. The corresponding timing diagram is shown in Figure 7. The flowchart in Figure 13 illustrates the corresponding interrupt service routine using polling to determine the interrupt source. Figure 8 illustrates the timing. Utilizing the ARA greatly speeds identification of the interrupting slave device and lowers latency, as only a single transaction on the bus is necessary to identify the interrupt source.

Using either method, STATUS must be read to determine the exact source of the interrupt within the MIC74.

Figure 11. Polling the MIC74

The act of reading STATUS clears it in preparation for detecting future events. The status bits corresponding to I/Os configured as outputs or corresponding to P[7:4] when in fan mode will not be set by state changes on these pins. It is always good practice, however, for the interrupt service routine to mask the value obtained when reading STATUS to eliminate any bits, output or otherwise, that are not of immediate concern. This will help avoid problems if software changes are made in the future.

The process for writing output data is straight-forward—simply write the desired bit pattern to DATA. Special precautions may be required, however, when changing output data in an interrupt driven system. See the Writing to the Data Register section.

Figure 12. Interrupt Service Routine Using the ARA

Writing to the Data Register

Multiple software routines may use the various output bits available on the MIC74 to control individual functions such as power switches, LEDs, etc. These various functions may be handled by independent software routines that must manipulate individual output bits without regard for other bits. Care must be taken to ensure that these various software routines do not interfere with each other when modifying output data. The recommended procedure for changing isolated output bits is as follows:

1. Read DATA

2. Set desired bits by ORing the value read from DATA with an appropriate mask value

3. Clear desired bits by ANDing the value read from DATA with an appropriate mask value

4. Write the result back to DATA

A functionally equivalent alternative to this procedure is to keep an image of the data register in software. Any independent routines would make changes to this image using the procedure above and then call a routine that actually writes the new image to DATA. Interrupts would be disabled briefly while DATA is being modified.

Figure 13. Interrupt Service Routine Without ARA

Regardless of which procedure is used, it is important that only one software routine at a time attempts to make changes to the output data. In a system where polling is the exclusive method for servicing inputs, this is usually not a problem. If interrupts are employed to any degree in dealing with MIC74 inputs, care must be taken to ensure that a software routine in the midst of making changes to outputs is not interrupted by another routine that proceeds to make its own changes. The risk is that the value in DATA will be changed by an interrupting routine after it is read by a different routine in the process of making its own changes. If this occurs, the value written to DATA by the first routine may be incorrect. The most straightforward solution to this potential problem is to disable system interrupts while the data register is actually being modified.

Application Circuits

The MIC74, in conjunction with a linear low-dropout or switching regulator, can be configured as a fan speed controller. Most adjustable regulators have a feedback pin and use an external resistor divider to adjust the output voltage. The MIC74 is designed to take advantage of this configuration with its ability to manipulate multiple feedback resistors connected to the P4–P7 outputs. Individual open-drain output bits are selectively grounded or allowed to float under the control of the internal state machine. This action raises or lowers the equivalent resistance seen in the regulator's feedback path, thus changing the output voltage.

Any conventional adjustable regulator is usually suitable for use with the MIC74. The output voltage corresponding to each value to be programmed into the fan speed register can be determined by selecting the resistors in the circuit. The regulator itself can be chosen to meet the needs of the application, such as input voltage, output voltage, current handling capability, maximum power dissipation, and physical space constraints. Two circuit examples are shown below.

The circuit of Figure 14 illustrates use of a typical LDO linear regulator such as the MIC29152. A switching regulator-based fan control circuit using the MIC4574 200kHz simple 0.5A buck regulator is shown in Figure 15. Both circuits assume a 12V fan power supply but will accommodate much higher input voltages if required (MIC4574: 24V, MIC29152: 26V). Care must be taken, however, to ensure that the maximum power dissipation of the regulator is not exceeded. If the regulator overheats, its internal thermal shutdown circuitry will deactivate it. (See MIC29152 or MIC4574 datasheet.)

Because the MIC74 powers up with all its I/Os inputs (floating), both circuits will power-up with the fan running at a minimum speed determined by the value of RMIN_SPEED. Once the MIC74's fan mode is activated by setting the appropriate bit in the configuration register


Figure 14. Fan Speed Control Using an Adjustable Low-Dropout Regulator


Figure 15. Fan Speed Control Using a Buck Converter

the fan will be shutdown by the assertion of the /SHDN output if FAN_SPEED is zero. If FAN_SPEED is programmed with any nonzero value, the fan will be driven to its maximum speed for the duration of tSTART (about 1 second) and then assume the programmed speed. Note that the circuit in Figure 15 contains an additional transistor, Q1, as an inverter because the regulator in this example has an active-high shutdown input rather than an enable input. Otherwise the circuits function identically.

Table 10 lists the output voltages corresponding to all the fan speeds and system states possible with these circuits. The following equations are used to calculate the resistor values used in MIC74 fan speed control circuits. It is assumed here that the regulator's internal reference voltage is 1.24V. If the regulator uses a different reference voltage, that value should be used instead.

The following equations show how to calculate the resistor values for the fan controllers. For example, when the fan speed register contains 011_b, which is the third lowest speed, R_{F1} and R_{F0} are parallel to R_{MIN} to give the equivalence resistor (R_{EQ}) value of 545Ω.

R_{EQ} = RF1 || RF0 || RMIN

R_{EQ} = 1.8k || 3.6k || 1k

R_{EQ} = 545Ω

The output voltage is calculated by using:

$$V_{OUT} = 1.24V\left(1 + \frac{R_{FB}}{R_{EQ}}\right)$$

$$V_{OUT} = 1.24V\left(1 + \frac{3k}{545Ω}\right)$$

V_{OUT} = 8.06V

Table 10. Fan Speed Selection

FAN_SPEED Value	Fan Speed Selected	R_{FB}	R_{MIN}	R_{F2}	R_{F1}	R_{F0}	R_{EQ}	V_{OUT}
0000 0000$_b$	Power-up	3k	1k	Open	Open	Open	1k	4.96V
0000 0000$_b$	Fan off	3k	1k	Open	Open	Open	1k	0V
0000 0001$_b$	Lowest	3k	1k	Open	Open	3.6k	783	5.99V
0000 0010$_b$	2nd lowest	3k	1k	Open	1.8k	Open	643	7.03V
0000 0011$_b$	3rd lowest	3k	1k	Open	1.8k	3.6k	545	8.06V
0000 0100$_b$	Medium	3k	1k	1k	Open	Open	500	8.68V
0000 0101$_b$	3rd highest	3k	1k	1k	Open	3.6k	439	9.71V
0000 0110$_b$	2nd highest	3k	1k	1k	1.8k	Open	391	10.75V
0000 0111$_b$	Highest	3k	1k	1k	1.8k	3.6k	353	11.78V

Package Information and Recommended Landing Pattern[9]

NOTE:
1. ALL DIMENSIONS ARE IN INCHES [MM].
2. LEAD COPLANARITY SHOULD BE 0.004" [0.10 mm] MAX.
3. MAX MISALIGNMENT BETWEEN TOP AND BOTTOM CENTER OF PACKAGE TO BE 0.004" [0.10 mm].
4. THE LEAD WIDTH, B TO BE DETERMINED AT .0075 [0.19 mm] FROM THE LEAD TIP.
5. BOTTOM MARK IS OPTIONAL, IT MAY NOT APPEAR ON THE ACTUAL UNITS.
6. LAND PATTERN IS IN INCH. TOLERANCE IS +/− 0.002.

16-Pin QSOP (QS)

Note:

9. Package information is correct as of the publication date. For updates and most current information, go to www.micrel.com.