


Data are inputted to a particular bit in the latch when that bit is addressed (by means of inputs A0, A1, A2) and when WRITE DISABLE is at a low level. When WRITE DISABLE is high, data entry is inhibited; however, all 8 outputs can be continuously read independent of WRITE DISABLE and address inputs.

A master RESET input is available, which resets all bits to a logic "0" level when RESET and WRITE DISABLE are at a high level. When RESET is at a high level, and WRITE DISABLE is at a low level, the latch acts as a 1-of-8 demultiplexer; the bit that is addressed has an active output which follows: the data input, while all unaddressed bits are held to a logic "0" level.

The CD4724B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

- Active parallel output
- Master clear
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V (full package-temperature range), 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) = 1 V at VDD = 5 V, 2 V at VDD = 10 V, 2.5 V at VDD = 15 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"



CD4724B Types

#### Applications:

- Multi-line decoders
- A/D converters

#### MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE, (VDD) Voltages referenced to VSS Terminal) ......-0.5V to +20V IMPUT VOLTAGE RANGE, ALL INPUTS ......-0.5V to VDD +0.5V DC INPUT SURRENT, ANY ONE INPUT ...... ±10mA POWER DISSIPATION PER PACKAGE (PD): For TA = +100°C to ±125°C ..... Derate Linearity at 12mW/°C to 200mW DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR TA-FULL PACKAGE-TEMPERATURE RANGE (All Package Types)............ 100mW OPERATING-TEMPERATURE RANGE (TA) ......55°C to +125°C STORAGE TEMPERATURE RANGE (Tstg) .....-65°C to +150°C LEAD TEMPERATURE (DURING SOLDERING):





Fig. 1— Logic diagram of CD47248 and detail of 1 of 8 latches.



TERMINAL ASSIGNMENT




Fig. 2- Typical output low (sink) current characteristics.

RECOMMENDED OPERATING CONDITIONS at  $T_A \approx 25^\circ$  C (Unless otherwise specified) For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

CHARACTERISTIC	SEE	V <sub>DD</sub>	LIM	UNITS		
	FIG. 15*	(V)	MIN.	MAX.	UNITS	
Supply Voltage Range: (At T <sub>A</sub> = Full Package Temperature Range)			3	18	٧	
Pulse Width, tw		5	200	-		
Data	(4)	10	100	_		
		15	80			
		5	400	1	ns	
Address	(8)	10	200	1	TIS	
		15	125			
		5	150	-		
Reset	(5)	10	75			
		15	50	_		
Setup Time, t <sub>S</sub>		5	100	_		
Data to WRITE DISABLE	(6)	10	50	-		
		15	35	_	ns	
Hold Time, t <sub>H</sub>		5	150	_		
Data to WRITE DISABLE	(7)	10	75	_	ns	
		15	50	_		

		MODE SEL	ECTION							
WD R		ADDRESSED LATCH	UNADDRESSED LATCH							
0	0	Follows Data	Holds Previous State							
0	1	Follows Data (Active High 8- Channel Demultiplexer)	Reset to "0"							
. 1	0	Holds Pr	evious State							
1	1	Reset to "0"	Reset to "0"							
WD -	WD - WRITE DISABLE R - RESET									




Fig. 3- Definition of WRITE DISABLE ON time.

\* Circled numbers refer to times indicated on master timing diagram.

Note: In addition to the above characteristics, a WRITE DISABLE ON time (the time that WRITE DISABLE is at a high level) must be observed during an address change for the total time that the external address lines A0, A1, and A2 are settling to a stable level, to prevent a wrong cell from being addressed.




Fig. 5- A/D converter




Fig. 4— Minimum output low (sink) current characteristics.





Fig.6 - Typical output high (source) current characteristics.

#### **STATIC ELECTRICAL CHARACTERISTICS**

CHARACTER-	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)							UNITS	
ISTIC	٧o	VIN	VDD				البيساح		+25		DIVITA	
	(V).	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.		
Quiescent Device		0,5	5	5	5	150	150		0.04	5		
Current,		0,10	10	10	10	300	300		0.04	10	μА	
IDD Max.	_	0,15	15	20	20	600	600	_	0.04	20	μ^	
		0,20	20	100	100	3000	3000	-	0.08	100		
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	- 1		
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	_		
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8	ı	πΑ	
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1			
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	- :		
Current,	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	_		
IOH Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-		
Output Voltage:	_	0,5	5		0	.05		_	0	0.05		
Low-Level, VOL Max.	-	0,10	10		0	.05		_	0	0.05		
VOL IMAX.	_	0,15	15		0.05				0	0.05	] v	
Output Voltage:	- ]	0,5	5		4	.95		4.95	5	_	]	
High-Level,	_	0,10	10		9	.95		9.95	10	-		
VOH Min.	-	0,15	15	14.95			14.95	15	_			
Input Low	0.5, 4.5	_	5		1	.5			<b>—</b>	1.5		
Voltage,	1, 9	-	10			3		_	T =	3		
VIL Max.	1.5,13.5	_	15			4		-	-	4		
Input High	0.5, 4.5	_	5		;	3.5		3.5		_		
Voltage,	1, 9	-	10			7		7		[ <u>-</u> ]		
V <sub>IH</sub> Min.	1.5,13.5	-	15			11		11	_	-		
Input Current IIN Max.	-	0,18	18	±0.1	±0.1	±1	±1	_	±10 <sup>-5</sup>	±0.1	μA	



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3}$  inch).




Fig.7 - Minimum output high (source) current characteristics.




Fig. 8 — Typical propagation delay time (data to On) vs. load capacitance.




Fig. 9 — Typical transition time vs. load capacitance.




Fig. 10 — Typical dynamic power dissipation vs. address cycle time.

# DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A$ = 25° C, $C_L$ = 50 pF, Input $t_r$ , $t_f$ = 20 ns, $R_L$ = 200 $K\Omega$

	CONDI	TIONS	LIN			
CHARACTERISTIC	SEE	V <sub>DD</sub>	ALL PACE	AGE TYPES	UNITS	
	Fig. 15*	(V)	TYP.	MAX.		
Propagation Delay: tpLH.		5	200	400		
<sup>t</sup> PHL		10	75	150		
Data to Output,		15	50	100		
WRITE DISABLE		5	200	400		
to Output, <sub>tPLH</sub> ,	2	10	80	160	ns	
<sup>t</sup> PHL	<u> </u>	15	60	120		
		5	175	350		
Reset to Output,	3	10	80	160		
tphl		15	65	130		
Address to Output,		5	225	450		
t <sub>PLH</sub>	0	10	100	200		
<sup>t</sup> PHL	]	15	75	150		
Transition Time, t <sub>THL</sub>		5	100	200		
(Any Output) tTLH		10	50	100	ns	
		15	40	80		
Minimum Pulse		5	100	200		
Width, t <sub>W</sub>	<b>4</b>	10	50	100	ns	
Data		15	40	80		
		5	200	400		
Address	8	10	100	200	ns	
		15	65	125		
		5	75	150		
Reset	<b>5</b>	10	40	75	ns	
		15	25	50		
Minimum Setup		5	50	100		
Time, t <sub>S</sub>	6	10	25	50	ns	
Data to WRITE DISABLE		15	20	35	je.	
Minimum Hold		5	75	150		
Time, t <sub>H</sub>	①	10	40	75	ns	
Data to WRITE DISABLE		15	25	50		
Input Capacitance, CIN	Any Int	out	5	7.5	ρF	




Fig. 11— Quiescent device current test circuit.




Fig. 12-Input voltage test circuit.




Fig. 13- Input current test circuit,

9205-27402




Fig. 14- 1 of 16 decoder/demultiplexer,




Fig 16— Multiple selection decoding — 4 x 4 crosspoint switch.





11-Apr-2013

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
CD4724BE	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4724BE	Samples
CD4724BEE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4724BE	Samples
CD4724BF3A	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	CD4724BF3A	Samples
CD4724BPWR	NRND	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4724B	
CD4724BPWRE4	NRND	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4724B	
CD4724BPWRG4	NRND	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4724B	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# **PACKAGE OPTION ADDENDUM**

11-Apr-2013

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD4724B, CD4724B-MIL:

■ Military: CD4724B-MIL

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

# PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4724BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 26-Jan-2013



#### \*All dimensions are nominal

	Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
I	CD4724BPWR	TSSOP	PW	16	2000	367.0	367.0	35.0	

# 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



PW (R-PDSO-G16)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G16)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>