

## Data Sheet

## AD9371

### FEATURES

- Dual differential transmitters (Tx)
- Dual differential receivers (Rx)
- Observation receiver (ORx) with 2 inputs
- Sniffer receiver (SnRx) with 3 inputs
- Tunable range: 300 MHz to 6000 MHz
- Tx synthesis bandwidth (BW) to 250 MHz
- Rx BW: 8 MHz to 100 MHz
- Supports frequency division duplex (FDD) and time division duplex (TDD) operation
- Fully integrated independent fractional-N radio frequency (RF) synthesizers for Tx, Rx, ORx, and clock generation
- JESD204B digital interface

### APPLICATIONS

- 3G/4G micro and macro base stations (BTS)
- 3G/4G multicarrier picocells
- FDD and TDD active antenna systems
- Microwave, nonline of sight (NLOS) backhaul systems

### GENERAL DESCRIPTION

The AD9371 is a highly integrated, wideband RF transceiver offering dual channel transmitters and receivers, integrated synthesizers, and digital signal processing functions. The IC delivers a versatile combination of high performance and low power consumption required by 3G/4G micro and macro BTS equipment in both FDD and TDD applications. The AD9371 operates from 300 MHz to 6000 MHz, covering most of the licensed and unlicensed cellular bands. The IC supports receiver bandwidths up to 100 MHz. It also supports observation receiver and transmit synthesis bandwidths up to 250 MHz to accommodate digital correction algorithms.


The transceiver consists of wideband direct conversion signal paths with state-of-the-art noise figure and linearity. Each complete receiver and transmitter subsystem includes dc offset correction, quadrature error correction (QEC), and programmable digital filters, eliminating the need for these functions in the digital baseband. Several auxiliary functions such as an auxiliary analog-to-digital converter (ADC), auxiliary digital-to-analog converters (DACs), and general-purpose input/outputs (GPIOs) are integrated to provide additional monitoring and control capability.

An observation receiver channel with two inputs is included to monitor each transmitter output and implement interference mitigation and calibration applications. This channel also connects to three sniffer receiver inputs that can monitor radio activity in different bands.

#### Rev. A

#### Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.



NOTES  
1. FOR JESD204B PINS, SEE FIGURE 4.

Figure 1.

14651-001

The high speed JESD204B interface supports lane rates up to 6144 Mbps. Four lanes are dedicated to the transmitters and four lanes are dedicated to the receiver and observation receiver channels.

The fully integrated phase-locked loops (PLLs) provide high performance, low power fractional-N frequency synthesis for the transmitter, the receiver, the observation receiver, and the clock sections. Careful design and layout techniques provide the isolation demanded in high performance base station applications. All voltage controlled oscillator (VCO) and loop filter components are integrated to minimize the external component count.

A 1.3 V supply is required to power the core of the AD9371, and a standard 4-wire serial port controls it. Other voltage supplies provide proper digital interface levels and optimize transmitter and auxiliary converter performance. The AD9371 is packaged in a 12 mm × 12 mm, 196-ball chip scale ball grid array (CSP\_BGA).

## TABLE OF CONTENTS

Features .....	1	5.5 GHz Band.....	47
Applications.....	1	Theory of Operation .....	57
General Description .....	1	Transmitter (Tx) .....	57
Functional Block Diagram .....	1	Receiver (Rx).....	57
Revision History .....	2	Observation Receiver (ORx).....	57
Specifications.....	3	Sniffer Receiver (SnRx) .....	57
Current and Power Consumption Specifications.....	9	Clock Input.....	57
Timing Specifications .....	11	Synthesizers.....	58
Absolute Maximum Ratings.....	13	Serial Peripheral Interface (SPI) Interface .....	58
Reflow Profile.....	13	GPIO_x AND GPIO_3P3_x Pins .....	58
Thermal Resistance .....	13	Auxiliary Converters.....	58
ESD Caution.....	13	JESD204B Data Interface .....	58
Pin Configuration and Function Descriptions.....	14	Power Supply Sequence.....	59
Typical Performance Characteristics .....	17	JTAG Boundary Scan.....	59
700 MHz Band .....	17	Outline Dimensions.....	60
2.6 GHz Band .....	27	Ordering Guide .....	60
3.5 GHz Band.....	37		

## REVISION HISTORY

### 11/2016—Rev. 0 to Rev. A

Changes to Table 1.....	6
Changes to Table 2.....	9
Changes to L3, L4 Description Column, Table 6; M3, M4 Description Column, Table 6; and M13, M14 Description Column, Table 6.....	16
Changes to Figure 46 Caption.....	23
Changes to Figure 48 Caption.....	24
Changes to Figure 56 Caption and Figure 57 Caption .....	25
Changes to Figure 82 Caption.....	30
Changes to Figure 105 Caption .....	33
Changes to Figure 107 Caption .....	34
Changes to Figure 115 Caption and Figure 116 Caption .....	35
Changes to Figure 141 Caption .....	40
Changes to Figure 164 Caption .....	43
Changes to Figure 166 Caption .....	44
Changes to Figure 174 Caption and Figure 175 .....	45
Changes to Figure 194 and Figure 199 Caption .....	49
Changes to Figure 222 Caption .....	53
Changes to Figure 224 Caption .....	54
Added Figure 230 to Figure 235; Renumbered Sequentially ....	55
Added Figure 236 to Figure 239 .....	56
Added External LO Inputs Section .....	58

7/2016—Revision 0: Initial Version

## SPECIFICATIONS

Electrical characteristics at ambient temperature range, VDDA\_SER = 1.3 V, VDDA\_DES = 1.3 V, JESD\_VTT\_DES = 1.3 V, VDDA\_1P3<sup>1</sup> = 1.3 V, VDIG = 1.3 V, VDDA\_1P8 = 1.8 V, VDD\_IF = 2.5 V, and VDDA\_3P3 = 3.3 V; all RF specifications based on measurements that include printed circuit board (PCB) and matching circuit losses, unless otherwise noted.

Table 1.

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
TRANSMITTERS (Tx)						
Center Frequency		300		6000	MHz	
Tx Large Signal Bandwidth (BW)				100	MHz	
Tx Synthesis BW <sup>2</sup>				250	MHz	
BW Flatness			±0.5		dB	Wider bandwidth for use in digital processing algorithms
			±0.15		dB	250 MHz BW, compensated by programmable finite infinite response (FIR) filter
Deviation from Linear Phase		0	10		Degrees	Any 20 MHz BW span, compensated by programmable FIR filter
Power Control Range				42	dB	250 MHz BW
Power Control Resolution			0.05		dB	Increased calibration time, reduced QEC <sup>3</sup> , LOL <sup>4</sup> performance beyond 20 dB
ACLR <sup>5</sup> (Four Universal Mobile Telecommunications System (UMTS) Carriers)						–11.2 dBFS rms, 0 dB RF attenuation
700 MHz Local Oscillator (LO)			–64		dB	
2600 MHz LO			–64		dB	
3500 MHz LO			–63		dB	
5500 MHz LO			–61		dB	
In-Band Noise			–155		dBFS <sup>6</sup> /Hz	
Tx to Tx Isolation						
700 MHz LO			70		dB	
2600 MHz LO			65		dB	
3500 MHz LO			65		dB	
5500 MHz LO			65		dB	
Image Rejection						Up to 20 dB RF attenuation, within large signal BW, QEC <sup>3</sup> active
700 MHz LO			65		dB	
2600 MHz LO			65		dB	
3500 MHz LO			65		dB	
5500 MHz LO			50		dB	
Maximum Output Power						0 dBFS, 1 MHz signal input, 50 Ω load, 0 dB RF attenuation
700 MHz LO			7		dBm	
2600 MHz LO			7		dBm	
3500 MHz LO			6		dBm	
5500 MHz LO			4		dBm	
Output Third-Order Intercept Point	OIP3					–5 dBFS rms, 0 dB RF attenuation
700 MHz LO			27		dBm	
2600 MHz LO			27		dBm	
3500 MHz LO			25		dBm	
5500 MHz LO			25		dBm	

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
Carrier Leakage						After calibration, LOL correction active, CW <sup>7</sup> input signal, 3 dB RF and 3 dB digital attenuation, 40 kHz measurement BW
700 MHz LO			–81		dBFS <sup>6</sup>	
2600 MHz LO			–81		dBFS <sup>6</sup>	
3500 MHz LO			–81		dBFS <sup>6</sup>	
5500 MHz LO			–75		dBFS <sup>6</sup>	
Error Vector Magnitude (3GPP Test Signals)	EVM					Long-term evolution (LTE) 20 MHz downlink, 5 dB RF attenuation
700 MHz LO			–45		dB	
2600 MHz LO			–39		dB	
3500 MHz LO			–38.5		dB	
5500 MHz LO			–37.5		dB	
Output Impedance			50		Ω	Differential
RECEIVERS (Rx)						
Center Frequency		300		6000	MHz	
Gain Range		0		30	dB	
Analog Gain Step			0.5		dB	
BW Ripple			±0.5		dB	100 MHz BW, compensated by programmable FIR filter
				±0.2	dB	Any 20 MHz span, compensated by programmable FIR filter
Rx Bandwidth		8		100	MHz	Analog low-pass filter (LPF) BW is 20 MHz minimum, programmable FIR BW configurable over the entire range
Rx Alias Band Rejection		75			dB	Due to digital filters
Maximum Recommended Input Power <sup>8</sup>			–14		dBm	Input is a CW <sup>7</sup> signal at a 0 dB attenuation setting; this level increases decibel for decibel with attenuation
Noise Figure	NF					Maximum Rx gain, at Rx port, matching losses de-embedded
700 MHz LO			12		dB	
2600 MHz LO			13.5		dB	
3500 MHz LO			14		dB	
5500 MHz LO			18		dB	
Input Third-Order Intercept Point	IIP3					Maximum Rx gain, third-order intermodulation (IM3) 1 MHz offset from LO
700 MHz LO			22		dBm	
2600 MHz LO			22		dBm	
3500 MHz LO			20		dBm	
5500 MHz LO			20		dBm	
Input Second-Order Intercept Point	IIP2					Maximum Rx gain, second-order intermodulation (IM2) 1 MHz offset from LO
700 MHz LO			65		dBm	
2600 MHz LO			65		dBm	
3500 MHz LO			65		dBm	
5500 MHz LO			57		dBm	

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
Image Rejection 700 MHz LO 2600 MHz LO 3500 MHz LO 5500 MHz LO			75 75 75 75		dB dB dB dB	QEC <sup>3</sup> active, within Rx BW
Input Impedance			200		Ω	Differential
Tx1 to Rx1 Signal Isolation and Tx2 to Rx2 Signal Isolation 700 MHz LO 2600 MHz LO 3500 MHz LO 5500 MHz LO			68 68 62 60		dB dB dB dB	
Tx1 to Rx2 Signal Isolation and Tx2 to Rx1 Signal Isolation 700 MHz LO 2600 MHz LO 3500 MHz LO 5500 MHz LO			70 70 62 60		dB dB dB dB	
Rx1 to Rx2 Signal Isolation 700 MHz LO 2600 MHz LO 3500 MHz LO 5500 MHz LO			60 60 60 60		dB dB dB dB	
Rx Band Spurs Referenced to RF Input at Maximum Gain			–95		dBm	No more than one spur at this level per 10 MHz of Rx BW; excludes harmonics of the reference clock
Rx LO Leakage at Rx Input at Maximum Gain 700 MHz LO 2600 MHz LO 3500 MHz LO 5500 MHz LO			–65 –65 –62 –62		dBm dBm dBm dBm	Leakage decreases decibel for decibel with attenuation for first 12 dB
OBSERVATION RECEIVER (ORx) Center Frequency Gain Range Analog Gain Step BW Ripple Deviation from Linear Phase ORx Bandwidth ORx Alias Band Rejection Maximum Recommended Input Power <sup>8</sup>		300 0 1 $\pm 0.5$ 10 60 –13		6000 18 dB dB dB Degrees MHz dB dBm	MHz dB dB dB Degrees MHz dB dBm	250 MHz RF BW, compensated by programmable FIR filter 250 MHz RF BW Due to digital filters Input is a CW <sup>7</sup> signal at 0 dB attenuation setting; this level increases decibel for decibel with attenuation Maximum gain at ORx port
Signal-to-Noise Ratio <sup>9</sup> 700 MHz LO 2600 MHz LO 3500 MHz LO 5500 MHz LO	SNR		60 60 60 59		dB dB dB dB	200 MHz BW, 245.76 MSPS

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
Input Third-Order Intercept Point	IIP3					Maximum ORx gain, IM3 1 MHz offset from LO
700 MHz LO			22		dBm	
2600 MHz LO			22		dBm	
3500 MHz LO			18		dBm	
5500 MHz LO			18		dBm	
Input Second-Order Intercept Point						Maximum ORx gain, IM2 1 MHz offset from LO
700 MHz LO			65		dBm	
2600 MHz LO			65		dBm	
3500 MHz LO			65		dBm	
5500 MHz LO			60		dBm	
Image Rejection						After online tone calibration
700 MHz LO			65		dB	
2600 MHz LO			65		dB	
3500 MHz LO			65		dB	
5500 MHz LO			65		dB	
Input Impedance			200		$\Omega$	Differential
Tx1 to ORx1 Signal and Tx2 to ORx2 Signal Isolation						
700 MHz LO			70		dB	
2600 MHz LO			70		dB	
3500 MHz LO			70		dB	
5500 MHz LO			70		dB	
Tx1 to ORx2 Signal and Tx2 to ORx1 Signal Isolation						
700 MHz LO			70		dB	
2600 MHz LO			70		dB	
3500 MHz LO			70		dB	
5500 MHz LO			70		dB	
SNIFFER RECEIVER (SnRx)						
Center Frequency		300		6000	MHz	
Gain Range		0		52	dB	
Analog Gain Step			1		dB	
BW Ripple			$\pm 0.5$		dB	20 MHz RF BW, compensated by programmable FIR filter
Rx Bandwidth					MHz	
Rx Alias Band Rejection		60		20	dB	Due to digital filters
Maximum Recommended Input Power <sup>8</sup>			−26		dBm	Input is a CW <sup>7</sup> signal at 0 dB attenuation setting
Noise Figure		NF				Maximum gain at SnRx port, matching losses de-embedded, gain control limited to the first 20 steps
700 MHz LO			5		dB	
2600 MHz LO			5		dB	
3500 MHz LO			7		dB	
5500 MHz LO			12		dB	
Input Third-Order Intercept Point	IIP3					Maximum gain, IM3 1 MHz offset from LO, gain control limited to the first 20 steps
700 MHz LO			1		dBm	
2600 MHz LO			1		dBm	
3500 MHz LO			1		dBm	
5500 MHz LO			3		dBm	

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
Input Second-Order Intercept Point	IIP2					Maximum gain, IM2 1 MHz offset from LO, gain control limited to the first 20 steps
700 MHz LO			45		dBm	
2600 MHz LO			45		dBm	
3500 MHz LO			45		dBm	
5500 MHz LO			45		dBm	
Image Rejection						After online tone calibration
700 MHz LO			75		dB	
2600 MHz LO			75		dB	
3500 MHz LO			75		dB	
5500 MHz LO			75		dB	
Input Impedance			400		$\Omega$	Differential Applies to each SnRx input
Tx1 to SnRx Signal and Tx2 to SnRx Signal Isolation						
700 MHz LO			60		dB	
2600 MHz LO			60		dB	
3500 MHz LO			60		dB	
5500 MHz LO			60		dB	
LO SYNTHESIZER						
LO Frequency Step			2.3		Hz	1.5 GHz to 3 GHz, 76.8 MHz phase frequency detector (PFD) frequency
LO Spectral Purity			-80		dBc	Excludes integer boundary spurs 1 kHz to 100 MHz
Spot Phase Noise						
700 MHz LO						
10 kHz			-104		dBc	
100 kHz			-107		dBc	
1 MHz			-133		dBc	
2600 MHz LO						
10 kHz			-93		dBc	
100 kHz			-97		dBc	
1 MHz			-123		dBc	
3500 MHz LO						
10 kHz			-91		dBc	
100 kHz			-97		dBc	
1 MHz			-123		dBc	
5500 MHz LO						
10 kHz			-98		dBc	
100 kHz			-100		dBc	
1 MHz			-110		dBc	
Integrated Phase Noise						Integrated from 1 kHz to 100 MHz
700 MHz LO			0.20		$^{\circ}$ rms	
2600 MHz LO			0.49		$^{\circ}$ rms	
3500 MHz LO			0.55		$^{\circ}$ rms	
5500 MHz LO			0.75		$^{\circ}$ rms	
EXTERNAL LO INPUT						
Input Frequency	$f_{EXTLO}$	600		8000	MHz	Input frequency must be 2× the desired LO frequency
Input Signal Power		0	3	6	dBm	50 $\Omega$ matching at the source

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
REFERENCE CLOCK (DEV_CLK_IN SIGNAL) Frequency Range Signal Level		10 0.3		320 2.0	MHz V p-p	AC-coupled, common-mode voltage ( $V_{CM}$ ) = 618 mV; for best spurious performance, use a <1 V p-p input clock
AUXILIARY CONVERTERS ADC ADC Resolution Input Voltage Minimum Maximum DAC DAC Resolution Output Voltage Minimum Maximum Drive Capability			12 0.25 3.05 10 0.5 3.0 10		Bits V V Bits V V mA	Includes four offset levels Reference voltage ( $V_{REF}$ ) = 1 V $V_{REF} = 2.5$ V
DIGITAL SPECIFICATIONS (CMOS), GPIO_x, RX1_ENABLE, RX2_ENABLE, TX1_ENABLE, TX2 ENABLE, SYNCINBx+, SYNCOUTB0+, GP_INTERRUPT, SDIO, SDO, SCLK, CSB, RESET Logic Inputs Input Voltage High Level Low Level Input Current High Level Low Level Logic Outputs Output Voltage High Level Low Level Drive Capability			VDD_IF × 0.8 0 –10 –10 VDD_IF × 0.8 3	VDD_IF VDD_IF × 0.2 +10 +10 VDD_IF × 0.2	V V μA μA V V mA	
DIGITAL SPECIFICATIONS (LVDS), SYSREF_INx, SYNCOUTB0±, SYNCINBx PAIRS Logic Inputs Input Voltage Range Input Differential Voltage Threshold Receiver Differential Input Impedance		825 –100 100	1675 +100	mV mV Ω	Each differential input in the pair Internal termination enabled	

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
Logic Outputs						
Output Voltage						
High		1025		1375	mV	
Low					mV	
Differential			225		mV	
Offset			1200		mV	
DIGITAL SPECIFICATIONS (CMOS), GPIO_3P3_x SIGNALS						
Logic Inputs						
Input Voltage						
High Level	VDDA_3P3			VDDA_3P3	V	
Low Level	$\times 0.8$	0		VDDA_3P3	V	
Input Current						
High Level		-10		+10	$\mu A$	
Low Level		-10		+10	$\mu A$	
Logic Outputs						
Output Voltage						
High Level	VDDA_3P3				V	
Low Level	$\times 0.8$			VDDA_3P3	V	
Drive Capability		4				
					mA	

<sup>1</sup> VDDA\_1P3 refers to all analog 1.3 V supplies including the following: VDDA\_BB, VDDA\_CLKSYNTH, VDDA\_TXLO, VDDA\_RXRF, VDDA\_RXSYNTH, VDDA\_RXVCO, VDDA\_RXTX, VDDA\_TXSYNTH, VDDA\_TXVCO, VDDA\_CALPLL, VDDA\_SNRSYNTH, VDDA\_SNRXVCO, VDDA\_CLK, and VDDA\_RXLO.

<sup>2</sup> Synthesis bandwidth (BW) is the extended bandwidth used by digital correction algorithms to measure conditions and generate compensation.

<sup>3</sup> Quadrature error correction (QEC) is the system for minimizing quadrature images of a desired signal.

<sup>4</sup> Local oscillator leakage (LOL) is a measure of the amount of the LO signal that is passed from a mixer with the desired signal.

<sup>5</sup> Adjacent channel level reduction (ACLR) is a measure of the amount of power from the desired signal leaking into an adjacent channel.

<sup>6</sup> dBFS represents the ratio of the actual output signal to the maximum possible output level for a continuous wave output signal at the given RF attenuation setting.

<sup>7</sup> Continuous wave (CW) is a single frequency signal.

<sup>8</sup> Note that the input signal power limit does not correspond to 0 dBFS at the digital output because of the nature of the continuous time Σ-Δ ADCs. Unlike the hard clipping characteristic of pipeline ADCs, these converters exhibit a soft overload behavior when the input approaches the maximum level.

<sup>9</sup> Signal-to-noise ratio is limited by the baseband quantization noise.

## CURRENT AND POWER CONSUMPTION SPECIFICATIONS

Table 2.

Parameter	Min	Typ	Max	Unit	Test Conditions / Comments
SUPPLY CHARACTERISTICS					
VDDA_1P3 Analog Supplies <sup>1</sup>	1.267	1.3	1.33	V	
VDIG Supply	1.267	1.3	1.33	V	
VDDA_1P8 Supply	1.71	1.8	1.89	V	
VDD_IF Supply	1.71	1.8	2.625	V	CMOS and LVDS supply, 1.8 V to 2.5 V nominal range
VDDA_3P3 Supply	3.135	3.3	3.465	V	
VDDA_SER, VDDA_DES, JESD_VTT_DES Supplies	1.14	1.3	1.365	V	
POSITIVE SUPPLY CURRENT (Rx MODE)					
VDDA_1P3 Analog Supplies <sup>1</sup>	1055			mA	Two Rx channels enabled, Tx upconverter disabled, 100 MHz Rx BW, 122.88 MSPS data rate
VDIG Supply	625			mA	Rx QEC <sup>2</sup> enabled, QEC <sup>2</sup> engine active
VDD_IF Supply (CMOS and LVDS)	8			mA	
VDDA_3P3 Supply	1			mA	No auxiliary DACs or auxiliary ADCs enabled; if enabled, the auxiliary ADC adds 2.7 mA, and each auxiliary ADC adds 1.5 mA
VDDA_SER, VDDA_DES, JESD_VTT_DES Supplies	375			mA	

Parameter	Min	Typ	Max	Unit	Test Conditions / Comments
Total Power Dissipation		2.70		W	
POSITIVE SUPPLY CURRENT (Tx MODE)					
VDDA_1P3 Analog Supplies <sup>1</sup>	1000			mA	Two Tx channels enabled, Rx downconverter disabled, 200 MHz Tx BW, 245.76 MSPS data rate (ORx disabled)
VDIG Supply	410			mA	Tx QEC <sup>2</sup> active
VDDA_1P8 Supply	405			mA	Full-scale CW <sup>3</sup>
	80			mA	Tx RF attenuation = 0 dB, Tx RF attenuation = 15 dB
VDD_IF Supply	8			mA	
VDDA_3P3 Supply	1			mA	No auxiliary DACs or auxiliary ADCs enabled; if enabled, the auxiliary ADC adds 2.7 mA, and each auxiliary ADC adds 1.5 mA
VDDA_SER, VDDA_DES, JESD_VTT_DES Supplies	375			mA	
Total Power Dissipation	3.70			W	Typical supply voltages, Tx QEC <sup>2</sup> active
	3.11			W	Tx RF attenuation = 0 dB Tx RF attenuation = 15 dB
POSITIVE SUPPLY CURRENT (FDD MODE), 2x Rx, 2x Tx, ORx ACTIVE					
VDDA_1P3 Analog Supplies <sup>1</sup>	1700			mA	100 MHz Rx BW, 122.88 MSPS data rate; 200 MHz Tx BW, 245.76 MSPS data rate; 200 MHz ORx BW, 245.76 MSPS data rate
VDIG Supply	1080			mA	Tx QEC <sup>2</sup> active
VDDA_1P8 Supply	405			mA	Full-scale CW <sup>3</sup>
	80			mA	Tx RF attenuation = 0 dB Tx RF attenuation = 15 dB
VDD_IF Supply	8			mA	
VDDA_3P3 Supply	2			mA	No auxiliary DACs or auxiliary ADCs enabled; if enabled, the auxiliary ADC adds 2.7 mA, and each auxiliary ADC adds 1.5 mA
VDDA_SER, VDDA_DES, JESD_VTT_DES Supplies	375			mA	
Total Power Dissipation	4.86			W	Typical supply voltages, Tx QEC <sup>2</sup> active
	4.27			W	Tx RF attenuation = 0 dB Tx RF attenuation = 15 dB
MAXIMUM OPERATING JUNCTION TEMPERATURE		110		°C	Device designed for 10-year lifetime when operating at maximum junction temperature

<sup>1</sup> VDDA\_1P3 refers to all analog 1.3 V supplies including the following: VDDA\_BB, VDDA\_CLKSYNTH, VDDA\_RXLO, VDDA\_RXRF, VDDA\_RXSYNTH, VDDA\_RXVCO, VDDA\_RXTX, VDDA\_TXSYNTH, VDDA\_TXVCO, VDDA\_CALPLL, VDDA\_SNRXSYNTH, VDDA\_SNRXVCO, VDDA\_CLK, and VDDA\_RXLO.

<sup>2</sup> QEC is the system for minimizing quadrature images of a desired signal.

<sup>3</sup> Continuous wave (CW) is a single frequency signal.

## TIMING SPECIFICATIONS

Table 3.

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
SERIAL PERIPHERAL INTERFACE (SPI) TIMING						
SCLK Period	$t_{CP}$	20			ns	
SCLK Pulse Width	$t_{MP}$	10			ns	
CSB Setup to First SCLK Rising Edge	$t_{SC}$	3			ns	
Last SCLK Falling Edge to CSB Hold	$t_{HC}$	0			ns	
SDIO Data Input Setup to SCLK	$t_s$	2			ns	
SDIO Data Input Hold to SCLK	$t_h$	0			ns	
SCLK Falling Edge to Output Data Delay (3- or 4-Wire Mode)	$t_{CO}$	3	8		ns	
Bus Turnaround Time After Baseband Processor (BBP) Drives Last Address Bit	$t_{HZM}$	$t_h$	$t_{CO}$		ns	
Bus Turnaround Time After AD9371 Drives Last Address Bit	$t_{HZS}$	0	$t_{CO}$		ns	
DIGITAL TIMING						
TXx_ENABLE Pulse Width		10			$\mu s$	
RXx_ENABLE Pulse Width		10			$\mu s$	
JESD204B DATA OUTPUT TIMING						
Unit Interval	UI	162.76	1627.6		ps	
Data Rate per Channel (Nonreturn to Zero (NRZ))		614.4	6144		Mbps	
Rise Time	$t_R$	24	35		ps	20% to 80% in 100 $\Omega$ load
Fall Time	$t_F$	24	35		ps	20% to 80% in 100 $\Omega$ load
Output Common-Mode Voltage	$V_{CM}$	0	1.8		V	AC-coupled
Termination Voltage ( $V_{TT}$ ) = 1.2 V		735	1135		mV	DC-coupled
Differential Output Voltage	$V_{DIFF}$	360	466	770	mV	
Short-Circuit Current	$I_{DSHORT}$	-100		+100	mA	
Differential Termination Impedance	$Z_{RDIF}$	80	100	120	$\Omega$	
Total Jitter			17	48.8	ps	Bit error rate (BER) = $10^{-15}$
Uncorrelated Bounded High Probability Jitter	UBHPJ		1.2	24.4	ps	
Duty-Cycle Distortion	DCD		3	8.1	ps	
SYSREF_IN Signal Setup Time to DEV_CLK_IN Signal	$t_s$	2.5			ns	See Figure 2 and Figure 3
SYSREF_IN Signal Hold Time to DEV_CLK_IN Signal	$t_h$	-1.5			ns	See Figure 2 and Figure 3
JESD204B DATA INPUT TIMING						
Unit Interval	UI	162.76	1627.6		ps	
Data Rate per Channel (NRZ)		614.4	6144		Mbps	
Input Common-Mode Voltage	$V_{CM}$	0.05	1.85		V	AC-coupled
$V_{TT}$ = 1.2 V		720	1200		mV	DC-coupled
Differential Input Voltage	$V_{DIFF}$	125	750		mV	
$V_{TT}$ Source Impedance	$Z_{TT}$		1.2	30	$\Omega$	
Differential Termination Impedance	$Z_{RDIF}$	80	106	120	$\Omega$	
$V_{TT}$			1.27	1.33	V	
AC-Coupled			1.14	1.26	V	
DC-Coupled						


**Timing Diagrams**

Figure 2. SYSREF\_IN Signal Setup and Hold Timing




Figure 3. SYSREF\_IN Signal Setup and Hold Timing Examples Relative to DEV\_CLK\_IN Signal

## ABSOLUTE MAXIMUM RATINGS

Table 4.

Parameter	Rating
VDDA_1P3 <sup>1</sup> to VSSA	-0.3 V to +1.4 V
VDDA_SER, VDDA_DES, and JESD_VTT_DES to VSSA	-0.3 V to +1.4 V
VDIG to VSSD	-0.3 V to +1.4 V
VDDA_1P8 to VSSA	-0.3 V to +2.0 V
VDD_IF to VSSA	-0.3 V to +3.0 V
VDDA_3P3 to VSSA	-0.3 V to +3.9 V
Logic Inputs and Outputs to VSSD	-0.3 V to VDD_IF + 0.3 V
JESD204B Logic Outputs to VSSA	-0.3 V to VDDA_SER
JESD204B Logic Inputs to VSSA	-0.3 V to VDDA_DES
Input Current to Any Pin Except Supplies	±10 mA
Maximum Input Power into RF Ports (Excluding Sniffer Receiver Inputs)	23 dBm (peak)
Maximum Input Power into SNRxA $\pm$ , SNRxB $\pm$ , and SNRxC $\pm$	2 dBm (peak)
Maximum Junction Temperature ( $T_{J\text{MAX}}$ )	110°C
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C

<sup>1</sup> VDDA\_1P3 refers to all analog 1.3 V supplies: VDDA\_BB, VDDA\_CLKSYNTH, VDDA\_RXLO, VDDA\_RXSYNTH, VDDA\_RXVCO, VDDA\_RXTX, VDDA\_RXRF, VDDA\_TSYNTH, VDDA\_TXVCO, VDDA\_CALPLL, VDDA\_SNRSYNT, VDDA\_SNRXVCO, VDDA\_CLK, and VDDA\_RXLO.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### REFLOW PROFILE

The AD9371 reflow profile is in accordance with the JEDEC JESD20 criteria for Pb-free devices. The maximum reflow temperature is 260°C.

### THERMAL RESISTANCE

Thermal performance is directly linked to PCB design and operating environment. Careful attention to PCB thermal design is required.

Table 5. Thermal Resistance

Package	Airflow Velocity <sup>1</sup> (m/sec)	$\theta_{JA}^{2,3}$ (°C/W)	$\theta_{JC}^{2,4}$ (°C/W)
BC-196-12 JEDEC <sup>5</sup>	0.0	20.5	0.05
	1.0	18.5	N/A <sup>6</sup>
	2.5	17.2	N/A <sup>6</sup>
	0.0	14.1	0.05
	1.0	12.4	N/A <sup>6</sup>
	2.5	11.6	N/A <sup>6</sup>

<sup>1</sup> Power dissipation is 3.0 W for all test cases.

<sup>2</sup> Per JEDEC JESD51-7 for JEDEC JESD51-5 252P test board.

<sup>3</sup> Per JEDEC JESD51-2 (still air) or JEDEC JESD51-6 (moving air).

<sup>4</sup> Per MIL-STD 883, Method 1012.1.

<sup>5</sup> JEDEC entries refer to the JEDEC JESD51-9 (high K thermal test board).

<sup>6</sup> N/A means not applicable.

### ESD CAUTION



#### ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

**AD9371**  
TOP VIEW  
(Not to Scale)

	1	2	3	4	5	6	7	8	9	10	11	12	13	14
A	VSSA	ORX2+	ORX2-	VSSA	RX2+	RX2-	VSSA	VSSA	RX1+	RX1-	VSSA	ORX1+	ORX1-	VSSA
B	VDDA_RXRF	VSSA	VSSA	VSSA	VSSA	VSSA	RX_EXTLO-	RX_EXTLO+	VSSA	VSSA	VSSA	VSSA	VSSA	VDDA_3P3
C	GPIO_3P3_0	GPIO_3P3_1	VSNRX_VCO_LDO	VDDA_SNRXVCO	VSSA	VDDA_RXLO	VDDA_RXVCO	VRX_VCO_LDO	VSSA	VSSA	AUXADC_1	AUXADC_2	GPIO_3P3_9	RBIAS
D	GPIO_3P3_3	SNRXC-	SNRXB-	SNRXA-	GPIO_3P3_5	VSSA	VSSA	VSSA	VSSA	VDDA_1P8	AUXADC_3	GPIO_3P3_7	GPIO_3P3_8	GPIO_3P3_10
E	GPIO_3P3_4	SNRXC+	SNRXB+	SNRXA+	VDDA_BB	VSSA	DEV_CLK_IN+	DEV_CLK_IN-	VSSA	VSSA	TX_EXTLO-	TX_EXTLO+	AUXADC_0	GPIO_3P3_6
F	GPIO_3P3_2	VDDA_RXTX	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VDDA_TXVCO	VDDA_TXLO	VTX_VCO_LDO	VSSA	GPIO_3P3_11
G	VSSA	VSSA	VSSA	VDDA_CALPLL	VSSA	VDDA_CLKSYNTH	VDDA_SNRSYNTH	VDDA_TXSYNTH	VDDA_RXSYNTH	VSSA	VSSA	VSSA	VSSA	VSSA
H	TX2-	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	GPIO_12	GPIO_11	VSSA	VSSA	TX1+
J	TX2+	VSSA	GPIO_18	RESET	GP_INTERRUPT	TEST	GPIO_2	GPIO_1	SDIO	SDO	GPIO_13	GPIO_10	VSSA	TX1-
K	VSSA	VSSA	SYSREF_IN+	SYSREF_IN-	GPIO_5	GPIO_4	GPIO_3	GPIO_0	SCLK	CSB	GPIO_14	GPIO_9	VSSA	VSSA
L	VSSA	VSSA	SYNCINB1-	SYNCINB1+	GPIO_6	GPIO_7	VSSD	VDIG	VDIG	VSSD	GPIO_15	GPIO_8	VSSA	VSSA
M	VCLK_VCO_LDO	VSSA	SYNCINB0-	SYNCINB0+	RX1_ENABLE	TX1_ENABLE	RX2_ENABLE	TX2_ENABLE	VSSA	GPIO_17	GPIO_16	VDD_IF	SYNCOUTB0+	SYNCOUTB0-
N	VDDA_CLK	VSSA	SERDOUT3-	SERDOUT3+	SERDOUT2-	SERDOUT2+	VSSA	VDDA_SER	VDDA_DES	SERDIN2-	SERDIN2+	SERDIN3-	SERDIN3+	VSSA
P	VSSA	VSSA	VSSA	SERDOUT1-	SERDOUT1+	SERDOUT0-	SERDOUT0+	VDDA_SER	JESD_VTT_DES	VSSA	SERDIN0-	SERDIN0+	SERDIN1-	SERDIN1+

■ ANALOG INPUT/OUTPUT   ■ DIGITAL INPUT/OUTPUT   ■ DC POWER   ■ GROUND

Figure 4. Pin Configuration

14651-004

Table 6. Pin Function Descriptions

Pin No.	Type <sup>1</sup>	Mnemonic	Description
A1, A4, A7, A8, A11, A14, B2 to B6, B9 to B13, C5, C9, C10, D6 to D9, E6, E9, E10, F3 to F10, G1 to G3, G5, G10 to G14, H2 to H10, H13, J2, J13, K1, K2, K13, K14, L1, L2, L13, L14, M2, M9, N2, N7, N14, P1, P2, P3, P10 A2, A3	I	VSSA	Analog ground.
A5, A6	I	ORX2+, ORX2-	Differential Input for Observation Receiver 2. Do not connect if these pins are unused.
A9, A10	I	RX2+, RX2-	Differential Input for Receiver 2. Do not connect if these pins are unused.
	I	RX1+, RX1-	Differential Input for Receiver 1. Do not connect if these pins are unused.

Pin No.	Type <sup>1</sup>	Mnemonic	Description
A12, A13	I	ORX1+, ORX1-	Differential Input for Observation Receiver 1. Do not connect if these pins are unused.
B1	I	VDDA_RXRF	1.3 V Supply Input.
B7, B8	I/O	RX_EXTLO-, RX_EXTLO+	Differential Rx External LO Input/Output. If used for external LO, the input frequency must be 2x the desired carrier frequency. Do not connect if these pins are unused.
B14	I	VDDA_3P3	Supply Voltage for GPIO_3P3_x.
C1, C2, C13, D1, D5, D12 to D14, E1, E14, F1, F14	I/O	GPIO_3P3_0 to GPIO_3P3_11	General-Purpose Inputs and Outputs Referenced to 3.3 V Supply. See Figure 4 to match the ball location to the GPIO_3P3_x signal name. Some GPIO_3P3_x pins can also function as auxiliary DAC outputs.
C3	O	VSNRX_VCO_LDO	Sniffer VCO LDO 1.1 V Output. Bypass this pin with a 1 µF capacitor.
C4	I	VDDA_SNRXVCO	1.3 V Supply Input for Sniffer VCO Low Dropout (LDO) Regulator.
C6	I	VDDA_RXLO	1.3 V Supply for the Rx Synthesizer LO Generator. This pin is sensitive to aggressors.
C7	I	VDDA_RXVCO	1.3 V Supply Input for Receiver VCO LDO Regulator.
C8	O	VRX_VCO_LDO	Receiver VCO LDO 1.1 V Output. Bypass this pin with a 1 µF capacitor.
C11	I	AUXADC_1	Auxiliary ADC 1 Input Pin.
C12	I	AUXADC_2	Auxiliary ADC 2 Input Pin.
C14	N/A	RBIAS	Bias Resistor Connection. This pin generates an internal current based on an external 1% resistor. Connect a 14.3 kΩ resistor between this pin and ground (VSSA).
D2, E2	I	SNRXC-, SNRXC+	Differential Input for Sniffer Receiver Input C. If these pins are unused, connect to VSSA with a short or with a 1 kΩ resistor.
D3, E3	I	SNRXB-, SNRXB+	Differential Input for Sniffer Receiver Input B. If these pins are unused, connect to VSSA with a short or with a 1 kΩ resistor.
D4, E4	I	SNRXA-, SNRXA+	Differential Input for Sniffer Receiver Input A. If these pins are unused, connect to VSSA with a short or with a 1 kΩ resistor.
D10	I	VDDA_1P8	1.8 V Tx Supply.
D11	I	AUXADC_3	Auxiliary ADC 3 Input Pin.
E5	I	VDDA_BB	1.3 V Supply Input for ADCs, DACs, and Auxiliary ADCs.
E7, E8	I	DEV_CLK_IN+, DEV_CLK_IN-	Device Clock Differential Input.
E11, E12	I/O	TX_EXTLO-, TX_EXTLO+	Differential Tx External LO Input/Output. If these pins are used for the external LO, the input frequency must be 2x the desired carrier frequency. Do not connect if these pins are unused.
E13	I	AUXADC_0	Auxiliary ADC 0 Input Pin.
F2	I	VDDA_RXTX	1.3 V Supply Input for Tx/Rx Baseband Circuits, Transimpedance Amplifier (TIA), Tx Transconductance ( $G_m$ ), Baseband Filters, and Auxiliary DACs.
F11	I	VDDA_TXVCO	1.3 V Supply Input for Transmitter VCO LDO Regulator.
F12	I	VDDA_TXLO	1.3 V Supply for the Tx Synthesizer LO Generator. This pin is sensitive to aggressors.
F13	O	VTX_VCO_LDO	Transmitter VCO LDO 1.1 V Output. Bypass this pin with a 1 µF capacitor.
G4	I	VDDA_CALPLL	1.3 V Supply Input for Calibration PLL Circuits. Use a separate trace on the PCB back to a common supply point.
G6	I	VDDA_CLKSYNTH	1.3 V Clock Synthesizer Supply Input. This pin is sensitive to aggressors.
G7	I	VDDA_SNRXSYNTH	1.3 V Sniffer Rx Synthesizer Supply Input. This pin is sensitive to aggressors.
G8	I	VDDA_TXSYNTH	1.3 V Tx Synthesizer Supply Input. This pin is sensitive to aggressors.
G9	I	VDDA_RXSYNTH	1.3 V Rx Synthesizer Supply Input. This pin is sensitive to aggressors.

Pin No.	Type <sup>1</sup>	Mnemonic	Description
H1, J1	O	TX2–, TX2+	Differential Output for Transmitter 2.
H11, H12, J3, J7, J8, J11, J12, K5 to K8, K11, K12, L5, L6, L11, L12, M10, M11	I/O	GPIO_0 to GPIO_18	General-Purpose Inputs and Outputs Referenced to VDD_IF. See Figure 4 to match the ball location to the GPIO_x signal name.
H14, J14	O	TX1+, TX1–	Differential Output for Transmitter 1.
J4	I	RESET	Active Low Chip Reset.
J5	O	GP_INTERRUPT	General-Purpose Interrupt Signal.
J6	I	TEST	Test Pin Used for JTAG Boundary Scan. Ground this pin if unused.
J9	I/O	SDIO	Serial Data Input in 4-Wire Mode or Input/Output in 3-Wire Mode.
J10	O	SDO	Serial Data Output.
K3, K4	I	SYSREF_IN+, SYSREF_IN–	LVDS SYSREF Clock Inputs for the JESD204B Interface.
K9	I	SCLK	Serial Data Bus Clock.
K10	I	CSB	Serial Data Bus Chip Select. Active low.
L3, L4	I	SYNCINB1–, SYNCINB1+	LVDS Sync Signal Associated with ORx/Sniffer Channel Data on the JESD204B Interface. Alternatively, these pins can be set to a CMOS input using SYNCINB1+ as the input and connecting SYNCINB1– with a 1 kΩ resistor to GND.
L7, L10	I	VSSD	Digital Ground.
L8, L9	I	VDIG	1.3 V Digital Core Supply. Use a separate trace on the PCB back to a common supply point.
M1	O	VCLK_VCO_LDO	Clock VCO LDO 1.1 V Output. Bypass this pin with a 1 μF capacitor.
M3, M4	I	SYNCINB0–, SYNCINB0+	LVDS Sync Signal Associated with Rx Channel Data on the JESD204B Interface. Alternatively, these pins can be set to a CMOS input using SYNCINB0+ as the input and connecting SYNCINB0– with a 1 kΩ resistor to GND.
M5	I	RX1_ENABLE	Enables Rx Channel 1 Signal Path.
M6	I	TX1_ENABLE	Enables Tx Channel 1 Signal Path.
M7	I	RX2_ENABLE	Enables Rx Channel 2 Signal Path.
M8	I	TX2_ENABLE	Enables Tx Channel 2 Signal Path.
M12	I	VDD_IF	CMOS/LVDS Interface Supply.
M13, M14	O	SYNCOUTB0+, SYNCOUTB0–	LVDS Sync Signal Associated with Transmitter Channel Data on the JESD Interface. Alternatively, these pins can be set to a CMOS output using SYNCOUTB0+ as the output while leaving SYNCOUTB0– floating.
N1	I	VDDA_CLK	1.3 V Clock Supply Input.
N3, N4	O	SERDOUT3–, SERDOUT3+	RF Current Mode Logic (CML) Differential Output 3. This JESD204B lane can be used by the receiver data or by the sniffer/observation receiver data.
N5, N6	O	SERDOUT2–, SERDOUT2+	RF CML Differential Output 2. This JESD204B lane can be used by the receiver data or by the sniffer/observation receiver data.
N8, P8	I	VDDA_SER	JESD204B 1.3 V Serializer Supply Input.
N9	I	VDDA_DES	JESD204B 1.3 V Deserializer Supply Input.
N10, N11	I	SERDIN2–, SERDIN2+	RF CML Differential Input 2.
N12, N13	I	SERDIN3–, SERDIN3+	RF CML Differential Input 3.
P4, P5	O	SERDOUT1–, SERDOUT1+	RF CML Differential Output 1. This JESD204B lane can be used by receiver data or by sniffer/observation receiver data.
P6, P7	O	SERDOUT0–, SERDOUT0+	RF CML Differential Output 0. This JESD204B lane can be used by receiver data or by sniffer/observation receiver data.
P9	I	JESD_VTT_DES	JESD204B Deserializer Termination Supply Input.
P11, P12	I	SERDINO–, SERDINO+	RF CML Differential Input 0.
P13, P14	I	SERDIN1–, SERDIN1+	RF CML Differential Input 1.

<sup>1</sup> I is input, O is output, I/O is input/output, and N/A is not applicable.

## TYPICAL PERFORMANCE CHARACTERISTICS

### 700 MHz BAND

Temperature settings refer to the die temperature. The die temperature is 40°C for single trace plots.




Figure 5. Receiver Local Oscillator (LO) Leakage vs. Receiver LO Frequency, 0 dB Receiver Attenuation, 20 MHz RF Bandwidth, 30.72 MSPS Sample Rate




Figure 8. Receiver IIP2 vs. f<sub>1</sub> Offset Frequency, 900 MHz LO, 0 dB Attenuation, 20 MHz RF Bandwidth, f<sub>2</sub> = f<sub>1</sub> + 1 MHz, 30.72 MSPS Sample Rate




Figure 6. Receiver Noise Figure vs. Receiver Attenuation, 700 MHz LO, 20 MHz Bandwidth, 30.72 MSPS Sample Rate, 20 MHz Integration Bandwidth (Includes 1 dB Matching Circuit Loss)




Figure 9. Receiver IIP2 vs. Intermodulation Frequency, 900 MHz LO, 0 dB Attenuation, 20 MHz RF Bandwidth, 30.72 MSPS Sample Rate




Figure 7. Receiver Noise Figure vs. Receiver LO Frequency, 0 dB Receiver Attenuation, 20 MHz RF Bandwidth, 30.72 MSPS Sample Rate, 20 MHz Integration Bandwidth (Includes 1 dB Matching Circuit Loss)




Figure 10. Receiver IIP3 vs. F1 Offset Frequency, 900 MHz LO, 0 dB Attenuation, 20 MHz RF Bandwidth, f<sub>2</sub> = 2f<sub>1</sub> + 1 MHz, 30.72 MSPS Sample Rate




Figure 11. Receiver IIP3 vs. Intermodulation Frequency, 900 MHz LO, 0 dB Attenuation, 20 MHz RF Bandwidth, 30.72 MSPS Sample Rate




Figure 12. Receiver Image vs. Receiver Attenuation, 800 MHz LO, Continuous Wave (CW) Signal 3 MHz Offset, 20 MHz RF Bandwidth, Background Tracking Calibration (BTC) Active, 30.72 MSPS Sample Rate




Figure 13. Receiver Gain vs. Receiver Attenuation, 800 MHz LO, CW Signal 3 MHz Offset, 20 MHz RF Bandwidth, 30.72 MSPS Sample Rate




Figure 14. Receiver DC Offset vs. Receiver Attenuation, 800 MHz LO, 20 MHz RF Bandwidth, 30.72 MSPS Sample Rate




Figure 15. Receiver HD2 vs. Receiver Attenuation, 800 MHz LO, CW Signal 3 MHz Offset, -20 dBm at 0 dB Attenuation, Input Power Increasing Decibel for Decibel with Attenuation, 20 MHz RF Bandwidth, 30.72 MSPS Sample Rate




Figure 16. Receiver HD3 vs. Receiver Attenuation, 800 MHz LO, CW Signal 3 MHz Offset, -20 dBm at 0 dB Attenuation, Input Power Increasing Decibel for Decibel with Attenuation, 20 MHz RF Bandwidth, 30.72 MSPS Sample Rate




Figure 17. Receiver Error Vector Magnitude (EVM) vs. Receiver Input Power, 900 MHz LO, 20 MHz RF Bandwidth, LTE 20 MHz Uplink Centered at DC, BTCA Active, 30.72 MSPS Sample Rate




Figure 20. Receiver Noise Figure vs. Out-of-Band Interferer Signal Power, 703 MHz LO, 901 MHz CW Interferer, NF Integrated Over 7 MHz to 10 MHz, 20 MHz RF Bandwidth




Figure 18. Rx2 to Rx1 Crosstalk vs. Receiver LO Frequency, 100 MHz RF Bandwidth, CW Tone 3 MHz Offset from LO




Figure 21. Transmitter Image vs. RF Attenuation, 20 MHz RF Bandwidth, 900 MHz LO, Transmitter Quadrature Error Correction (QEC) Tracking Run with Two 20 MHz LTE Downlink Carriers, Then Image Measured with CW 10 MHz Offset from LO, 3 dB Digital Backoff, 122.88 MSPS Sample Rate




Figure 19. Receiver Noise Figure vs. Close-In Interferer Signal Power, 703 MHz LO, 709 MHz CW Interferer, NF Integrated over 7 MHz to 10 MHz, 20 MHz RF Bandwidth




Figure 22. Transmitter Image vs. Desired Offset Frequency, 20 MHz RF Bandwidth, 900 MHz LO, 0 dB RF Attenuation, Transmitter QEC Tracking Run with Two 20 MHz LTE Downlink Carriers, Then Image Measured with CW Signal, 3 dB Digital Backoff, 122.88 MSPS Sample Rate




Figure 23. Tx Output Power, Transmitter QEC, and External LO Leakage Tracking Active, 10 MHz CW Offset Signal, 1 MHz Resolution Bandwidth, 122.88 MSPS Sample Rate




Figure 24. Transmitter LO Leakage vs. RF Attenuation, 900 MHz LO, Transmitter QEC and External LO Leakage Tracking Active, CW Signal 5 MHz Offset from LO, 6 dB Digital Backoff, 1 MHz Measurement Bandwidth (If Input Power to ORx Channel Is Not Held Constant, Performance Degrades As Shown in This Plot)




Figure 25. Transmitter LO Leakage vs. Offset Frequency, Transmitter QEC and External LO Leakage Tracking Active, 5 dB Digital Backoff, 1 MHz Measurement Bandwidth




Figure 26. Tx1 to Rx1 Crosstalk vs. Receiver LO Frequency, 20 MHz Receiver RF Bandwidth, 20 MHz Transmitter RF Bandwidth, CW Signal 3 MHz Offset from LO




Figure 27. Tx2 to Rx2 Crosstalk vs. Receiver LO Frequency, 20 MHz Receiver RF Bandwidth, 20 MHz Transmitter RF Bandwidth, CW Signal 3 MHz Offset from LO







Figure 28. Tx2 to Tx1 Crosstalk vs. Transmitter LO Frequency, 20 MHz RF Bandwidth, CW Signal 3 MHz Offset from LO




14651-329




14651-332




14651-330




14651-333




14651-331




14651-334




14651-335




14651-336




14651-337



14651-338



14651-339



14651-340




Figure 41. Tx Attenuation Step Error vs. RF Attenuation, 800 MHz LO, 810 MHz CW Desired Signal, 20 MHz RF Bandwidth, 122.88 MSPS Sample Rate




Figure 44. Observation Receiver Noise Figure vs. Observation Receiver LO Frequency, 0 dB Receiver Attenuation, 100 MHz RF Bandwidth, 122.88 MSPS Sample Rate, 100 MHz Integration Bandwidth




Figure 42. Transmitter Frequency Response Deviation from Flatness vs. Frequency Offset from LO, 800 MHz LO, 20 MHz RF Bandwidth, 6 dB Digital Backoff, 122.88 MSPS Sample Rate




Figure 45. Observation Receiver IIP2 vs. f<sub>1</sub> Offset Frequency, 900 MHz LO, 0 dB Attenuation, 100 MHz RF Bandwidth, f<sub>2</sub> = f<sub>1</sub> + 1 MHz, 122.88 MSPS Sample Rate




Figure 43. Observation Receiver LO Leakage vs. Observation Receiver LO Frequency, 0 dB Receiver Attenuation, 100 MHz RF Bandwidth, 122.88 MSPS Sample Rate




Figure 46. Observation Receiver IIP2 vs. Intermodulation Frequency (f<sub>2</sub> - f<sub>1</sub>), 900 MHz LO, 0 dB Attenuation, 100 MHz RF Bandwidth, 122.88 MSPS Sample Rate




Figure 47. Observation Receiver IIP3 vs. f<sub>1</sub> Offset Frequency, 900 MHz LO, 0 dB Attenuation, 100 MHz RF Bandwidth, f<sub>2</sub> = 2f<sub>1</sub> + 1 MHz, 122.88 MSPS Sample Rate




Figure 48. Observation Receiver IIP3 vs. Intermodulation Frequency (2f<sub>2</sub> - f<sub>1</sub>), 900 MHz LO, 0 dB Attenuation, 100 MHz RF Bandwidth, 122.88 MSPS Sample Rate




Figure 49. Observation Receiver Image vs. Observation Receiver Attenuation, 800 MHz LO, CW Signal 16 MHz Offset, 100 MHz RF Bandwidth, BTC Active, 122.88 MSPS Sample Rate




Figure 50. Observation Receiver Gain vs. Observation Receiver Attenuation, 800 MHz LO, CW Signal 16 MHz Offset, 100 MHz RF Bandwidth, 122.88 MSPS Sample Rate




Figure 51. Observation Receiver DC Offset vs. Observation Receiver Attenuation, 800 MHz LO, 100 MHz RF Bandwidth, 122.88 MSPS Sample Rate




Figure 52. Observation Receiver HD2 vs. Observation Receiver Attenuation, 800 MHz LO, CW Signal 16 MHz Offset, -20 dBm at 0 dB Attenuation, Input Power Increasing Decibel for Decibel with Attenuation, 100 MHz RF Bandwidth, 122.88 MSPS Sample Rate




Figure 53. Observation Receiver HD3 vs. Observation Receiver Attenuation, 800 MHz LO, CW Signal 16 MHz Offset, -20 dBm at 0 dB Attenuation, Input Power Increasing Decibel for Decibel with Attenuation, 100 MHz RF Bandwidth, 122.88 MSPS Sample Rate




Figure 56. Sniffer Receiver IIP2 vs. Intermodulation Frequency ( $f_2 - f_1$ ), 600 MHz LO, 0 dB Attenuation, 20 MHz RF Bandwidth, 30.72 MSPS Sample Rate




Figure 54. Sniffer Receiver LO Leakage vs. Sniffer Receiver LO Frequency, 0 dB Receiver Attenuation, 20 MHz RF Bandwidth, 30.72 MSPS Sample Rate




Figure 57. Sniffer Receiver IIP3 vs. Intermodulation Frequency ( $f_2 - 2f_1$ ), 600 MHz LO, 0 dB Attenuation, 20 MHz RF Bandwidth, 30.72 MSPS Sample Rate




Figure 55. Sniffer Receiver Noise Figure vs. Sniffer Receiver LO Frequency, 0 dB Receiver Attenuation, 20 MHz RF Bandwidth, 30.72 MSPS Sample Rate, 20 MHz Integration Bandwidth




Figure 58. Sniffer Receiver Image vs. Sniffer Receiver Attenuation, 600 MHz LO, CW Signal 3 MHz Offset, 20 MHz RF Bandwidth, 30.72 MSPS Sample Rate




Figure 59. Sniffer Receiver DC Offset vs. Sniffer Receiver Attenuation, 600 MHz LO, CS Signal 3 MHz Offset,  $-35 \text{ dBm}$  at 0 dB Attenuation, Input Power Increasing Decibel for Decibel with Attenuation, 20 MHz RF Bandwidth, 30.72 MSPS Sample Rate




Figure 62. Sniffer Receiver EVM vs. Sniffer Receiver Input Power, 600 MHz LO, 20 MHz RF Bandwidth, LTE 20 MHz Uplink Centered at DC, BTC Active, 30.72 MSPS Sample Rate




Figure 60. Sniffer Receiver HD2 vs. Sniffer Receiver Attenuation, 600 MHz LO, CW Signal 3 MHz Offset,  $-35 \text{ dBm}$  at 0 dB Attenuation, Input Power Increasing Decibel for Decibel with Attenuation, 20 MHz RF Bandwidth, 30.72 MSPS Sample Rate




Figure 63. Sniffer Receiver Gain vs. Sniffer Receiver Attenuation, 600 MHz LO, CW Signal 3 MHz Offset, 20 MHz RF Bandwidth, 30.72 MSPS Sample Rate




Figure 61. Sniffer Receiver HD3 vs. Sniffer Receiver Attenuation, 600 MHz LO, CW Signal 3 MHz Offset,  $-35 \text{ dBm}$  at 0 dB Attenuation, Input Power Increasing Decibel for Decibel with Attenuation, 20 MHz RF Bandwidth, 30.72 MSPS Sample Rate


**2.6 GHz BAND**

Figure 64. Receiver Local Oscillator (LO) Leakage vs. Receiver LO Frequency,  
0 dB Receiver Attenuation, 40 MHz RF Bandwidth,  
122.88 MSPS Sample Rate




Figure 65. Receiver Noise Figure vs. Receiver Attenuation, 2600 MHz LO,  
40 MHz Bandwidth, 122.88 MSPS Sample Rate, 20 MHz Integration  
Bandwidth (Includes 1.4 dB Matching Circuit Loss)




Figure 66. Receiver Noise Figure vs. Receiver LO Frequency,  
0 dB Receiver Attenuation, 40 MHz RF Bandwidth, 122.88 MSPS Sample Rate,  
20 MHz Integration Bandwidth (Includes 1.4 dB Matching Circuit Loss)




Figure 67. Receiver IIP2 vs.  $f_1$  Offset Frequency, 2600 MHz LO,  
0 dB Attenuation, 40 MHz RF Bandwidth,  $f_2 = f_1 + 1$  MHz,  
122.88 MSPS Sample Rate




Figure 68. Receiver IIP2 vs. Intermodulation Frequency, 2600 MHz LO,  
0 dB Attenuation, 40 MHz RF Bandwidth, 122.88 MSPS Sample Rate




Figure 69. Receiver IIP3 vs.  $f_1$  Offset Frequency, 2600 MHz LO,  
0 dB Attenuation, 40 MHz RF Bandwidth,  $f_2 = 2f_1 + 2$  MHz,  
122.88 MSPS Sample Rate




Figure 70. Receiver IIP3 vs. Intermodulation Frequency, 2600 MHz LO, 0 dB Attenuation, 40 MHz RF Bandwidth, 122.88 MSPS Sample Rate




Figure 71. Receiver Image vs. Receiver Attenuation, 2600 MHz LO, Continuous Wave (CW) Signal 5 MHz Offset, 40 MHz RF Bandwidth, Background Tracking Calibration (BTC) Active, 122.88 MSPS Sample Rate




Figure 72. Receiver Gain vs. Receiver Attenuation, 2600 MHz LO, CW Signal 5 MHz Offset, 40 MHz RF Bandwidth, 122.88 MSPS Sample Rate




Figure 73. Receiver DC Offset vs. Receiver Attenuation, 2550 MHz LO, 40 MHz RF Bandwidth, 122.88 MSPS Sample Rate




Figure 74. Receiver HD2 vs. Receiver Attenuation, 2600 MHz LO, CW Signal 5 MHz Offset, -20 dBm at 0 dB Attenuation, Input Power Increasing Decibel for Decibel with Attenuation, 40 MHz RF Bandwidth, 122.88 MSPS Sample Rate




Figure 75. Receiver HD3 vs. Receiver Attenuation, 2600 MHz LO, CW Signal 5 MHz Offset, -20 dBm at 0 dB Attenuation, Input Power Increasing Decibel for Decibel with Attenuation, 40 MHz RF Bandwidth, 122.88 MSPS Sample Rate




Figure 76. Receiver Error Vector Magnitude (EVM) vs. Receiver Input Power, 2600 MHz LO, 40 MHz RF Bandwidth, LTE 20 MHz Uplink Centered at DC, BTC Active, 122.88 MSPS Sample Rate




Figure 77. Rx2 to Rx1 Crosstalk vs. Receiver LO Frequency, 40 MHz RF Bandwidth, CW Tone 3 MHz Offset from LO




Figure 78. Receiver Noise Figure vs. Close-In Interferer Signal Power, 2614 MHz LO, 2625 MHz CW Interferer, Noise Figure Integrated over 7 MHz to 10 MHz, 40 MHz RF Bandwidth




Figure 79. Receiver Noise Figure vs. Out-of-Band Interferer Signal Power, 2614 MHz LO, 2435 MHz CW Interferer, Noise Figure Integrated over 7 MHz to 10 MHz




Figure 80. Transmitter Image vs. RF Attenuation, 40 MHz RF Bandwidth, 2600 MHz LO, Transmitter Quadrature Error Correction (QEC) Tracking Run with Two 20 MHz LTE Downlink Carriers, Then Image Measured with 10 MHz Offset from LO, 3 dB Digital Backoff, 245.76 MSPS Sample Rate




Figure 81. Transmitter Image vs. Desired Offset Frequency, 40 MHz RF Bandwidth, 2300 MHz LO, 0 dB RF Attenuation, Transmitter QEC Tracking Run with Two 20 MHz LTE Downlink Carriers, Then Image Measured with CW Signal, 3 dB Digital Backoff, 245.76 MSPS Sample Rate




Figure 82. Tx Output Power, Transmitter QEC, and External LO Leakage Active, 5 MHz CW Offset Signal, 1 MHz Resolution Bandwidth, 245.76 MSPS Sample Rate




Figure 83. Transmitter LO Leakage vs. RF Attenuation, 2300 MHz LO, External Transmitter QEC and LO Leakage Tracking Active, CW Signal 10 MHz Offset from LO, 6 dB Digital Backoff, 1 MHz Measurement Bandwidth  
(If Input Power to the ORx Channel Is Not Held Constant, Device Performance Degrades as Shown in This Figure)




Figure 84. Transmitter LO Leakage vs. Offset Frequency, External Transmitter QEC and LO Leakage Tracking Active, 6 dB Digital Backoff, 1 MHz Measurement Bandwidth




Figure 85. Tx1 to Rx1 Crosstalk vs. Receiver LO Frequency, 40 MHz Receiver RF Bandwidth, 40 MHz Transmitter RF Bandwidth, CW Signal 3 MHz Offset from LO




Figure 86. Tx2 to Rx2 Crosstalk vs. Receiver LO Frequency, 40 MHz Receiver RF Bandwidth, 40 MHz Transmitter RF Bandwidth, CW Signal 3 MHz Offset from LO







Figure 87. Tx2 to Tx1 Crosstalk vs. Transmitter LO Frequency, 40 MHz RF Bandwidth, CW Signal 3 MHz Offset from LO




14651-029




14651-032




14651-030




14651-033




14651-031




14651-034




14651-035




14651-036




14651-037









14651-038



14651-039



14651-040






Figure 106. Observation Receiver IIP3 vs. f<sub>1</sub> Offset Frequency,  
2600 MHz LO, 0 dB Attenuation, 200 MHz RF Bandwidth,  
 $f_2 = 2f_1 + 1$  MHz, 245.76 MSPS Sample Rate




Figure 109. Observation Receiver Gain vs. Observation Receiver Attenuation,  
2600 MHz LO, CW Signal 25 MHz Offset,  
200 MHz RF Bandwidth, 245.76 MSPS Sample Rate




Figure 107. Observation Receiver IIP3 vs. Intermodulation Frequency ( $f_2 - 2f_1$ ),  
2600 MHz LO, 0 dB Attenuation, 200 MHz RF Bandwidth,  
245.76 MSPS Sample Rate




Figure 110. Observation Receiver DC Offset vs. Observation Receiver  
Attenuation, 2600 MHz LO, 200 MHz RF Bandwidth, 245.76 MSPS Sample Rate




Figure 108. Observation Receiver Image vs. Observation Receiver Attenuation,  
2600 MHz LO, CW Signal 25 MHz Offset, 200 MHz RF Bandwidth, BTC Active,  
245.76 MSPS Sample Rate




Figure 111. Observation Receiver HD2 vs. Observation Receiver Attenuation,  
2600 MHz LO, CW Signal 25 MHz Offset, -20 dBm at 0 dB Attenuation,  
Input Power Increasing Decibel for Decibel with Attenuation,  
200 MHz RF Bandwidth, 245.76 MSPS Sample Rate




Figure 112. Observation Receiver HD3 vs. Observation Receiver Attenuation,  
2600 MHz LO, CW Signal 25 MHz Offset, -20 dBm at 0 dB Attenuation,  
Input Power Increasing Decibel for Decibel with Attenuation,  
200 MHz RF Bandwidth, 245.76 MSPS Sample Rate




Figure 115. Sniffer Receiver IIP2 vs. Intermodulation Frequency ( $f_2 - f_1$ ),  
2600 MHz LO, 0 dB Attenuation, 20 MHz RF Bandwidth, 30.72 MSPS Sample Rate




Figure 113. Sniffer Receiver LO Leakage vs. Sniffer Receiver LO Frequency,  
0 dB Receiver Attenuation, 20 MHz RF Bandwidth, 30.72 MSPS Sample Rate




Figure 116. Sniffer Receiver IIP3 vs. Intermodulation Frequency ( $f_2 - 2f_1$ ), 2600 MHz  
LO, 0 dB Attenuation, 20 MHz RF Bandwidth, 30.72 MSPS Sample Rate




Figure 114. Sniffer Receiver Noise Figure vs. Sniffer Receiver LO Frequency,  
0 dB Receiver Attenuation, 20 MHz RF Bandwidth, 30.72 MSPS Sample Rate,  
20 MHz Integration Bandwidth








Figure 117. Sniffer Receiver Image vs. Sniffer Receiver Attenuation, 2600 MHz  
LO, CW Signal 1 MHz Offset, 20 MHz RF Bandwidth, 30.72 MSPS Sample Rate




**3.5 GHz BAND**

Figure 123. Receiver Local Oscillator (LO) Leakage vs. Receiver LO Frequency, 0 dB Receiver Attenuation, 100 MHz RF Bandwidth, 153.6 MSPS Sample Rate




Figure 126. Receiver IIP2 vs.  $f_1$  Offset Frequency, 3500 MHz LO, 0 dB Attenuation, 100 MHz RF Bandwidth,  $f_2 = f_1 + 1$  MHz, 153.6 MSPS Sample Rate




Figure 124. Receiver Noise Figure vs. Receiver Attenuation, 3500 MHz LO, 100 MHz Bandwidth, 153.6 MSPS Sample Rate, 50 MHz Integration Bandwidth (Includes 1 dB Matching Circuit Loss)




Figure 127. Receiver IIP2 vs. Intermodulation Frequency, 3500 MHz LO, 0 dB Attenuation, 100 MHz RF Bandwidth, 153.6 MSPS Sample Rate




Figure 125. Receiver Noise Figure vs. Receiver LO Frequency, 0 dB Receiver Attenuation, 100 MHz RF Bandwidth, 153.6 MSPS Sample Rate, 50 MHz Integration Bandwidth (Includes 1 dB Matching Circuit Loss)




Figure 128. Receiver IIP3 vs.  $f_1$  Offset Frequency, 3500 MHz LO, 0 dB Attenuation, 100 MHz RF Bandwidth,  $f_2 = 2 f_1 + 1$  MHz, 153.6 MSPS Sample Rate




Figure 129. Receiver IIP3 vs. Intermodulation Frequency, 3500 MHz LO, 0 dB Attenuation, 100 MHz RF Bandwidth, 153.6 MSPS Sample Rate




Figure 132. Receiver DC Offset vs. Receiver Attenuation, 3500 MHz LO, 100 MHz RF Bandwidth, 153.6 MSPS Sample Rate




Figure 130. Receiver Image vs. Receiver Attenuation, 3500 MHz LO, Continuous Wave (CW) Signal 17 MHz Offset, 100 MHz RF Bandwidth, Background Tracking Calibration (BTC) Active, 153.6 MSPS Sample Rate




Figure 133. Receiver HD2 vs. Receiver Attenuation, 3500 MHz LO, CW Signal 17 MHz Offset, -14 dBm at 0 dB Attenuation, Input Power Increasing Decibel for Decibel with Attenuation, 100 MHz RF Bandwidth, 153.6 MSPS Sample Rate




Figure 131. Receiver Gain vs. Receiver Attenuation, 3500 MHz LO, CW Signal 17 MHz Offset, 100 MHz RF Bandwidth, De-Embedded to Receiver Port, 153.6 MSPS Sample Rate




Figure 134. Receiver HD3 vs. Receiver Attenuation, 3500 MHz LO, CW Signal 17 MHz Offset, -14 dBm at 0 dB Attenuation, Input Power Increasing Decibel for Decibel with Attenuation, 100 MHz RF Bandwidth, 153.6 MSPS Sample Rate




Figure 135. Receiver Error Vector Magnitude (EVM) vs. Receiver Input Power, 3600 MHz LO, 100 MHz RF Bandwidth, LTE 20 MHz Uplink Centered at DC, BTC Active, 153.6 MSPS Sample Rate




Figure 138. Receiver Noise Figure vs. Out of Band Interferer Signal Power, 3614 MHz LO, 3665 MHz CW Interferer, Noise Figure Integrated over 7 MHz to 10 MHz




Figure 136. Rx2 to Rx1 Crosstalk vs. Receiver LO Frequency, 100 MHz RF Bandwidth, CW Tone 3 MHz Offset from LO




Figure 139. Transmitter Image vs. RF Attenuation, 100 MHz RF Bandwidth, 3550 MHz LO, Transmitter Quadrature Error Correction (QEC) Tracking Run with Two 20 MHz, LTE Downlink Carriers, Then Image Measured with CW 10 MHz Offset from LO, 6 dB Digital Backoff, 307.2 MSPS Sample Rate




Figure 137. Receiver Noise Figure vs. Close-In Interferer Signal Power, 3614 MHz LO, 3625 MHz CW Interferer, Noise Figure Integrated over 7 MHz to 10 MHz, 100 MHz RF Bandwidth







Figure 140. Transmitter Image vs. Desired Offset Frequency, 100 MHz RF Bandwidth, 3550 MHz LO, 0 dB RF Attenuation, Transmitter QEC Tracking Run with Two 20 MHz LTE Downlink Carriers, Then Image Measured with CW Signal, 6 dB Digital Backoff, 307.2 MSPS Sample Rate




14651-082




14651-083




14651-084




14651-085




14651-085




14651-087




14651-088




14651-091




14651-089



14651-092



14651-090



14651-093




Figure 153. Tx Output Power Spectrum, 2 dB Digital and 3 dB RF Backoff, 100 MHz RF Bandwidth, Transmitter QEC and Internal LO Leakage Active, LTE 10 MHz Signal, 3500 MHz LO, 1 MHz Resolution Bandwidth, 307.2 MSPS Sample Rate




Figure 154. Tx Output Power Spectrum, 2 dB Digital and 3 dB RF Backoff, 100 MHz RF Bandwidth, Transmitter QEC and Internal LO Leakage Active, LTE 10 MHz Signal, 3500 MHz LO, 1 MHz Resolution Bandwidth, 307.2 MSPS Sample Rate (Noise Floor Includes Test Equipment Response)




Figure 155. Transmitter EVM vs. RF Attenuation, 3500 MHz LO, Transmitter LO Leakage, and Transmitter QEC Tracking Active, 100 MHz RF Bandwidth, LTE 20 MHz Downlink Signal, 307.2 MSPS Sample Rate




Figure 156. Transmitter HD2 vs. RF Attenuation, 3500 MHz LO, 3505 MHz CW Desired Signal, 100 MHz RF Bandwidth, 307.2 MSPS Sample Rate




Figure 157. Transmitter HD3 vs. RF Attenuation, 3500 MHz LO, 3505 MHz CW Desired Signal, 100 MHz RF Bandwidth, 307.2 MSPS Sample Rate







Figure 158. Transmitter Output Power vs. RF Attenuation, 3500 MHz LO, 3505 MHz CW Desired Signal, 100 MHz RF Bandwidth, 2 dB Digital Backoff, 307.2 MSPS Sample Rate




14651-100




14651-103




14651-101




14651-104




14651-102




14651-105




14651-106




14651-109




14651-107



14651-110



14651-108



14651-111




Figure 171. Observation Receiver HD3 vs. Observation Receiver Attenuation, 3500 MHz LO, CW Signal 25 MHz Offset, -20 dBm at 0 dB Attenuation, Input Power Increasing Decibel for Decibel with Attenuation, 240 MHz RF Bandwidth, 307.2 MSPS Sample Rate




Figure 174. Sniffer Receiver IIP2 vs. Intermodulation Frequency ( $f_2 - f_1$ ), 3500 MHz LO, 0 dB Attenuation, 20 MHz RF Bandwidth, 38.4 MSPS Sample Rate




Figure 172. Sniffer Receiver LO Leakage vs. Sniffer Receiver LO Frequency, 0 dB Receiver Attenuation, 20 MHz RF Bandwidth, 38.4 MSPS Sample Rate




Figure 175. Sniffer Receiver IIP3 vs. Intermodulation Frequency ( $f_2 - 2f_1$ ), 3500 MHz LO, 0 dB Attenuation, 20 MHz RF Bandwidth, 38.4 MSPS Sample Rate




Figure 173. Sniffer Receiver Noise Figure vs. Sniffer Receiver LO Frequency, 0 dB Receiver Attenuation, 20 MHz RF Bandwidth, 38.4 MSPS Sample Rate, 10 MHz Integration Bandwidth




Figure 176. Sniffer Receiver Image vs. Sniffer Receiver Attenuation, 3500 MHz LO, CW Signal 5 MHz Offset, 20 MHz RF Bandwidth, 38.4 MSPS Sample Rate




Figure 177. Sniffer Receiver DC Offset vs. Sniffer Receiver Attenuation, 3500 MHz LO, CW Signal 5 MHz Offset, -35 dBm at 0 dB Attenuation, Input Power Increasing Decibel for Decibel with Attenuation, 20 MHz RF Bandwidth, 38.4 MSPS Sample Rate




Figure 178. Sniffer Receiver HD2 vs. Sniffer Receiver Attenuation, 3500 MHz LO, CW Signal 5 MHz Offset, -35 dBm at 0 dB Attenuation, Input Power Increasing Decibel for Decibel with Attenuation, 20 MHz RF Bandwidth, 38.4 MSPS Sample Rate




Figure 180. Sniffer Receiver EVM vs. Sniffer Receiver Input Power, 3600 MHz LO, 20 MHz RF Bandwidth, LTE 20 MHz Uplink Centered at DC, BTC Active, 38.4 MSPS Sample Rate




Figure 181. Sniffer Receiver Gain vs. Sniffer Receiver Attenuation, 3600 MHz LO, CW Signal 5 MHz Offset, 20 MHz RF Bandwidth, De-Embedded to Receiver Port, 38.4 MSPS Sample Rate






Figure 179. Sniffer Receiver HD3 vs. Sniffer Receiver Attenuation, 3500 MHz LO, CW Signal 5 MHz Offset, -35 dBm at 0 dB Attenuation, Input Power Increasing Decibel for Decibel with Attenuation, 20 MHz RF Bandwidth, 38.4 MSPS Sample Rate

**5.5 GHz BAND**


14651-223

Figure 182. Receiver Local Oscillator (LO) Leakage vs. Receiver LO Frequency, 0 dB Receiver Attenuation, 100 MHz RF Bandwidth, 122.88 MSPS Sample Rate




14651-224

Figure 183. Receiver Noise Figure vs. Receiver Attenuation, 5600 MHz LO, 100 MHz Bandwidth, 122.88 MSPS Sample Rate, 50 MHz Integration Bandwidth (Includes 1.2 dB Matching Circuit Loss)




14651-225

Figure 184. Receiver Noise Figure vs. Receiver LO Frequency, 0 dB Receiver Attenuation, 100 MHz RF Bandwidth, 122.88 MSPS Sample Rate, 50 MHz Integration Bandwidth (Includes 1.2 dB Matching Circuit Loss)




14651-185

Figure 185. Receiver IIP2 vs.  $f_1$  Offset Frequency, 5600 MHz LO, 0 dB Attenuation, 100 MHz RF Bandwidth,  $f_2 = f_1 + 1$  MHz, 122.88 MSPS Sample Rate



14651-226

Figure 186. Receiver IIP2 vs. Intermodulation Frequency, 5600 MHz LO, 0 dB Attenuation, 100 MHz RF Bandwidth, 122.88 MSPS Sample Rate



14651-187

Figure 187. Receiver IIP3 vs.  $f_1$  Offset Frequency, 5600 MHz LO, 0 dB Attenuation, 100 MHz RF Bandwidth,  $f_2 = 2f_1 + 2$  MHz, 122.88 MSPS Sample Rate




Figure 188. Receiver IIP3 vs. Intermodulation Frequency, 5600 MHz LO, 0 dB Attenuation, 100 MHz RF Bandwidth, 122.88 MSPS Sample Rate




Figure 189. Receiver Image vs. Receiver Attenuation, 5600 MHz LO, Continuous Wave (CW) Signal 10 MHz Offset, 100 MHz RF Bandwidth, Background Tracking Calibration (BTC) Active, 122.88 MSPS Sample Rate




Figure 190. Receiver Gain vs. Receiver Attenuation, 5600 MHz LO, CW Signal 10 MHz Offset, 100 MHz RF Bandwidth, 122.88 MSPS Sample Rate




Figure 191. Receiver DC Offset vs. Receiver Attenuation, 5850 MHz LO, 100 MHz RF Bandwidth, 122.88 MSPS Sample Rate




Figure 192. Receiver HD2 vs. Receiver Attenuation, 5600 MHz LO, CW Signal 10 MHz Offset, -20 dBm at 0 dB Attenuation, Input Power Increasing Decibel for Decibel with Attenuation, 100 MHz RF Bandwidth, 122.88 MSPS Sample Rate




Figure 193. Receiver HD3 vs. Receiver Attenuation, 5600 MHz LO, CW Signal 10 MHz Offset, -20 dBm at 0 dB Attenuation, Input Power Increasing Decibel for Decibel with Attenuation, 100 MHz RF Bandwidth, 122.88 MSPS Sample Rate




Figure 194. Receiver Error Vector Magnitude (EVM) vs. Receiver Input Power, 5600 MHz LO, 100 MHz RF Bandwidth LTE, 20 MHz Uplink Centered at DC, BTC Active, 122.88 MSPS Sample Rate




Figure 197. Transmitter Image vs. RF Attenuation, 75 MHz RF Bandwidth, 5600 MHz LO, 0 dB RF Attenuation, Transmitter Quadrature Error Correction (QEC) Tracking Run with Two 20 MHz LTE Downlink Carriers, Then Image Measured with CW 10 MHz Offset from LO, 3 dB Digital Backoff, 245.76 MSPS Sample Rate




Figure 195. Rx2 to Rx1 Crosstalk vs. Receiver LO Frequency, 100 MHz RF Bandwidth, CW Tone 3 MHz Offset from LO




Figure 198. Transmitter Image vs. Desired Offset Frequency, 75 MHz RF Bandwidth, 5600 MHz LO, 0 dB RF Attenuation, Transmitter QEC Tracking Run with Two 20 MHz LTE Downlink Carriers, Then Image Measured with CW Signal, 3 dB Digital Backoff, 245.76 MSPS Sample Rate




Figure 196. Receiver Noise Figure vs. Out-of-Band Interferer Signal Power, 5400 MHz LO, 5600 MHz CW Interferer, NF Integrated over 7 MHz to 10 MHz







Figure 199. Tx Output Power, Transmitter QEC, and External LO Leakage Active, 5 MHz CW Offset Signal, 1 MHz Resolution Bandwidth, 245.76 MSPS Sample Rate




14651-239




14651-240




14651-242









14651-243




14651-241




14651-244







14651-251




14651-254




14651-252



14651-255



14651-253



14651-256






Figure 224. Observation Receiver IIP3 vs. Intermodulation Frequency ( $f_2 - 2f_1$ ),  
5600 MHz LO, 0 dB Attenuation, 200 MHz RF Bandwidth,  
245.76 MSPS Sample Rate




Figure 225. Observation Receiver Image vs. Observation Receiver  
Attenuation, 5600 MHz LO, CW Signal 30 MHz Offset,  
200 MHz RF Bandwidth, BTC Active, 245.76 MSPS Sample Rate




Figure 226. Observation Receiver Gain vs. Observation Receiver Attenuation,  
5600 MHz LO, CW Signal 30 MHz Offset,  
200 MHz RF Bandwidth, 245.76 MSPS Sample Rate




Figure 227. Observation Receiver DC Offset vs. Observation Receiver  
Attenuation, 5850 MHz LO, CW Signal 30 MHz Offset, -15 dBm Input,  
200 MHz RF Bandwidth, 245.76 MSPS Sample Rate




Figure 228. Observation Receiver HD2 vs. Observation Receiver Attenuation,  
5600 MHz LO, CW Signal 30 MHz Offset, -15 dBm Input, Input Power  
Increasing Decibel for Decibel with Attenuation, 200 MHz RF Bandwidth,  
245.76 MSPS Sample Rate







Figure 229. Observation Receiver HD3 vs. Observation Receiver Attenuation,  
5600 MHz LO, CW Signal 30 MHz Offset, -15 dBm Input, Input Power  
Increasing Decibel for Decibel with Attenuation, 200 MHz RF Bandwidth,  
245.76 MSPS Sample Rate




14651-430




14651-431




14651-432



14651-433



14651-434



14651-435




Figure 236. Sniffer Receiver HD2 vs. Sniffer Receiver Attenuation, 5800 MHz  
LO, CW Signal 3 MHz Offset,  $-35$  dBm at 0 dB Attenuation, Input Power  
Increasing dB for dB with Attenuation, 20 MHz RF BW, 30.72 MSPS Sample Rate




Figure 237. Sniffer Receiver HD3 vs. Sniffer Receiver Attenuation, 5800 MHz  
LO, CW Signal 3 MHz Offset,  $-35$  dBm at 0 dB Attenuation, Input Power  
Increasing dB for dB with Attenuation, 20 MHz RF BW, 30.72 MSPS Sample Rate




Figure 238. Sniffer Receiver EVM vs. Sniffer Receiver Input Power, 5600 MHz  
LO, 20 MHz RF BW, LTE 20 MHz Uplink Centered at DC, BTC Active,  
30.72 MSPS Sample Rate




Figure 239. Sniffer Receiver Gain vs. Sniffer Receiver Attenuation, 5800 MHz  
LO, CW Signal 3 MHz Offset, 20 MHz RF BW, 30.72 MSPS Sample Rate

## THEORY OF OPERATION

The AD9371 is a highly integrated RF transceiver that can be configured for a wide range of applications. The device integrates all the RF, mixed-signal, and digital blocks necessary to provide transmit and receive functions in a single device. Programmability allows the two receiver channels and two transmitter channels to be used in TDD and FDD systems for 3G and 4G cellular standards.

The observation receiver channel has two inputs for use in monitoring the transmitter outputs. This channel has a wide channel bandwidth that receives the entire transmit band and feeds it back to the digital section for error correction purposes. In addition, three sniffer receiver inputs can monitor different radio frequency bands (one at a time). These channels share the baseband ADC and digital processing with the two ORx inputs.

The AD9371 contains four high speed serial interface links for the transmit chain and four high speed serial interface links shared by the Rx, ORx, and SnRx channels (JESD204B, Subclass 1 compliant), providing a low pin count and reliable data interface to a field-programmable gate array (FPGA) or other custom integrated baseband solutions.

The AD9371 also provides self calibration for dc offset, LO leakage, and quadrature error correction using an integrated microcontroller core to maintain a high performance level under varying temperatures and input signal conditions. Firmware is supplied with the device to schedule all calibrations with no user interaction. The device includes test modes that allows system designers to debug designs during prototyping and optimize radio configurations.

### TRANSMITTER (Tx)

The AD9371 employs a direct conversion transmitter architecture consisting of two identical and independently controlled channels that provide all the digital processing, mixed signal, and RF blocks necessary to implement a direct conversion system. Both channels share a common frequency synthesizer.

The digital data from the JESD204B lanes pass through a fully programmable 96-tap FIR filter with optional interpolation. The FIR output is sent to a series of conversion filters that provide additional filtering and data rate interpolation prior to reaching the DAC. Each DAC has an adjustable sample rate and is linear up to full scale.

When converted to baseband analog signals, the in-phase (I) and quadrature (Q) signals are filtered to remove sampling artifacts, and then the signals are fed to the upconversion mixers. At the mixer stage, the I and Q signals are recombined and modulated onto the carrier frequency for transmission to the output stage. Each transmit chain provides a wide attenuation adjustment range with fine granularity to help designers optimize SNR.

### RECEIVER (Rx)

The AD9371 contains dual receiver channels. Each Rx channel is a direct conversion system that contains a programmable attenuator stage, followed by matched I and Q mixers that downconvert received signals to baseband for digitization.

To achieve gain control, a programmed gain index map is implemented. This gain map distributes attenuation among the various Rx blocks for optimal performance at each power level. In addition, support is available for both automatic and manual gain control modes.

The receiver includes  $\Sigma\Delta$  ADCs and adjustable sample rates that produce data streams from the received signals. The signals can be conditioned further by a series of decimation filters and a fully programmable 72-tap FIR filter with additional decimation settings. The sample rate of each digital filter block is adjustable by changing the decimation factors to produce the desired output data rate.

### OBSERVATION RECEIVER (ORx)

The ORx operates in a similar manner to the main receivers. Each input is differential and uses a dedicated mixer. The ORx inputs share a baseband ADC and baseband section; therefore, only one can be active at any time. The mixed-signal and digital section is identical in design and operation to the main receiver channels. This channel can monitor the Tx channels and implement error correction functions. It can also be used as a general-purpose receiver.

### SNIFFER RECEIVER (SnRx)

The sniffer receiver provides three differential inputs that can monitor different frequency bands. Each input has a low noise amplifier (LNA) that is multiplexed to feed a single mixer. The output of this mixer stage is multiplexed with the ORx receiver mixers to feed the same baseband section. The SnRx bandwidth is limited to 20 MHz. This receiver can also be used as a general-purpose receiver if the bandwidth and RF performance are acceptable for a given application.

These receiver inputs also provide an LNA bypass mode that removes the gain of the LNA when large signals are present. Note that no requirements for the LNA bypass mode are included in Table 1; performance specifications are only relative to the scenario in which the LNA is enabled.


### CLOCK INPUT

The AD9371 requires a differential clock connected to the DEV\_CLK\_IN+/DEV\_CLK\_IN- pins. The frequency of the clock input must be between 10 MHz and 320 MHz, and it must have very low phase noise because this signal generates the RF local oscillator and internal sampling clocks.





## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-275-GGAB-1.

Figure 242. 196-Ball Chip Scale Package Ball Grid Array [CSP\_BGA]  
(BC-196-12)  
Dimensions shown in millimeters

PN-001499  
03-02-2015-A

## ORDERING GUIDE

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
AD9371BBCZ	-40°C to +85°C	196-Ball Chip Scale Package Ball Grid Array [CSP_BGA]	BC-196-12
AD9371BBCZ-REEL	-40°C to +85°C	196-Ball Chip Scale Package Ball Grid Array [CSP_BGA]	BC-196-12
ADRV9371-N/PCBZ		Evaluation Board, 2600 MHz Matching Circuits	
ADRV9371-W/PCBZ		Evaluation Board, 300 MHz to 6000 MHz Matching Circuits	

<sup>1</sup>Z = RoHS Compliant Part.