

CPU Frequency Generator

General Description

The AV9107C-17 offers a tiny footprint solution for generating two simultaneous clocks. One clock, the REFCLK, is a fixed output frequency which is the same as the input reference crystal (or clock). The other clock, CLK1, can vary between 25.06 and 33.29 MHz.

The device has advanced features which include on-chip loop filters, tristate outputs, and power-down capability. A mini-mum of external components - two decoupling capacitors and an optional ferrite bead - are all that are required for jitter-free operation.


Features

- Patented on-chip Phase-Locked Loop with VCO for clock generation
- Provides reference clock and synthesized clock
- Generates frequencies of 25 and 33 MHz
- 8-pin DIP or SOIC package
- 14.318 MHz input reference frequency
- On-chip loop filter
- Low power CMOS technology
- Single +3.3 or +5 volt power supply

Applications

Computer: The AV9107C-17 is the ideal solution for replacing high speed oscillators and for reducing clock speeds to save power in computers. The device provides smooth, glitch-free frequency transitions so that the CPU can continue to operate during slow down or speed up. The rate of frequency change makes the AV9107C-17 compatible with all 386DX, 386SX, 486DX, 486DX2, and 486SX devices.


Block Diagram



AV9107C-17



Pin Configuration



Functionality

(at 14.318) MHz reference frequency input)

FS	CLK1
0	25.06 MHz
1	33.29 MHz

8-Pin DIP, SOIC

Pin Descriptions

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION
1	FS0	Input	Frequency Select 0 for CLK1.
2	GND	-	Digital Ground.
3	X1/ICLK	Input	Crystal Output or Input Clock frequency. Typically 14.318 MHz system clock.
4	X2	Output	Crystal Output (No Connect when clock used.).
5	OE	Input	Output Enable. Tristates CLK1 and REFCLK when low. Has internal pull-up.
6	CLK1	Output	Clock 1 Output (see decoding tables).
7	VDD	-	Digital power supply (+5V DC).
8	REFCLK	Output	Reference Clock output. Produces a buffered version of the input clock or crystal frequency (typically 14.318 MHz).

Frequency Transitions

A key AV9107C-17 feature is the ability to provide glitch-free frequency transitions between its output frequencies.

Output Enable

The Output Enable feature tristates the specified output clock pins. This places the selected output pin in a high impedance state to allow for system level diagnostic testing.

Absolute Maximum Ratings

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.



Electrical Characteristics at 5.0V

Operating V_{DD} = +4.5V to +5.5V; T_A =0°C to 70°C unless otherwise stated

		DC Characteristics				
PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Input Low Voltage	$V_{_{\rm I\!L}}$		-	-	0.8	V
Input High Voltage	V_{IH}		2.0	-	-	V
Input Low Current	$I_{_{\Pi_{\perp}}}$	V _{IN} =0V (Pull-up input)	-	6.0	16.0	μA
Input Low Current	$I_{_{\rm I\!L}}$	$V_{IN}=0V$ (Input with no pull-up)	-2.0		2.0	μΑ
Input High Current	I _{IH}	$V_{N} = V_{DD}$	-2.0	-	2.0	μΑ
Output Low Voltage, Note 1	V _{OL}	I _{OI} =10mA	-	0.15	0.40	V
Output High Voltage, Note 1	V _{OH}	$I_{OH} = -30 \text{mA}$	2.4	3.25	-	V
Output Low Current, Note 1	I _{OL}	V _{OL} =0.8V	22.0	35.0	-	mA
Output High Current, Note 1	I _{OH}	V _{OH} =2.0V	-	-50.0	-35.0	mA
Supply Current	I _{DD}	Unload, 50 Mhz	-	18.0	42.0	mA
Supply Current; Power-down (-03 only)	I _{DD} (PD low)	Unload, Logic Inputs 000	-	38.0	100.0	μΑ
Supply Current; Power-down (-03 only)	I _{DD} (PD low)	Unload, Logic Inputs 111	-	14.0	40.0	μΑ
Supply Current; Slow Clock (-11 only)	I _{DD} (Slow Clock low)	Unloaded, Slow Clock pin low	-	5.5	9.0	μΑ
Pull-up Resistor, Note 1	R _{pu}		-	380.0	700.0	k ohms
	<u>-</u> "	AC Characteristics	•	•		•
Rise Time 0.8 to 2.0V, Note 1	T _r	15pF load	-	0.60	1.40	ns
Fall Time 2.0 to 0.8V, Note 1	$T_{\rm f}$	15pF load	-	0.40	1.00	ns
Rise Time 20% to 80%, Note 1	T _r	15pF load	-	2.0	3.5	ns
Fall Time 80% to 20%, Note 1	$T_{\rm f}$	15pF load	-	1.0	2.5	ns
Duty Cycle, Note 1	D _t	15pF load @1.4V	45.0	50.0	55.0	%
Jitter, One Sigma, Note 1	T	From 20 to 100 Mhz	-	50.0	150.0	ps
Jitter, One Sigma, Note 1	Tiis	From 14 to 16 Mhz		100.0	200.0	ps
Jitter, One Sigma, Note 1	T	From 14 to Below		0.2	1.0	%
Jitter, Absolute, Note 1	T _{iab}	From 20 to 100 Mhz	-250.0		250.0	ps
Jitter, Absolute, Note 1	T _{iab}	From 14 to 16 Mhz	-500.0		500.0	ps
Jitter, Absolute, Note 1	T _{iab}	From 14 to Below		1.0	3.0	%
Input Frequency, Note 1	F_{i}		11.0	14.3	19.0	MHz
Output Frequency	F _o		2.0	-	120.0	MHz
Power-up Time, Note 1	T _{pu}		-	7.58	18.0	ms
Transition Time, Note 1	T _e	25 to 33.3 Mhz	_	6.0	13.0	ms

Note 1: Parameter is guaranteed by design and characterization. Not 100% tested in production.



AV9107C-17


Electrical Characteristics at 3.3V

Operating $V_{DD} = +3.0 \text{V}$ to +3.7 V; $T_A = 0^{\circ}\text{C}$ to 70°C unless otherwise stated


DC Characteristics								
PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS		
Input Low Voltage	$V_{_{\rm I\!L}}$		-	-	0.20V _{DD}	V		
Input High Voltage	V _{IH}		0.7VDD	-	-	V		
Input Low Current	$I_{_{\rm I\!L}}$	V _{IN} =0V (Pull-up input)	-	2.5	7.0	μΑ		
Input Low Current	$I_{_{\rm I\!L}}$	$V_{IN}=0V$ (Input with no pull-up)	-2.0		2.0	μΑ		
Input High Current	I _{IH}	$V_{IN} = V_{DD}$	-2.0	-	2.0	μΑ		
Output Low Voltage, Note 1	V_{OL}	I _{oL} =6mA	-	0.15	0.1	V		
Output High Voltage, Note 1	V _{OH}	I _{OH} =-5mA	0.85	0.92	-	V		
Output Low Current, Note 1	I_{OL}	$V_{OL} = 0.2 V_{DD}$	15.0	22.0	-	mA		
Output High Current, Note 1	I_{OH}	$V_{OL} = 0.7 V_{DD}$	-	-17.0	-10.0	mA		
Supply Current	I_{DD}	Unloaded, 50 Mhz	-	22.0	40.0	mA		
Supply Current; Power-down (-03 only)	I _{DD} (PD low)	Unload, Logic Inputs 000	-	13.0	40.0	μΑ		
Supply Current; Power-down (-03 only)	I _{DD} (PD low)	Unload, Logic Inputs 111	-	4.0	12.0	μΑ		
Supply Current; Slow Clock (-11 only)	I _{DD} (Slow Clock low)	Unloaded, Slow Clock pin low	-	3.5	6.0	mA		
Pull-up Resistor	Rpu		-	550.0	900.0	k ohms		
	AC Characteristics							
Rise Time 20% to 80%, Note 1	T_{r}	15pF load	-	2.2	3.5	ns		
Fall Time 80% to 20%, Note 1	$T_{\rm f}$	15pF load	-	1.2	2.5	ns		
Duty Cycle, Note 1	$\mathbf{D}_{_{\mathrm{f}}}$	15pF load @ 50%	40.0	46.0	53.0	%		
Jitter, One Sigma, Note 1	T_{jis}	From 25 to 66 Mhz	-	50.0	150.0	ps		
Jitter, One Sigma, Note 1	T_{iis}	From 14 to 20 Mhz		100.0	200.0	ps		
Jitter, One Sigma, Note 1	T_{iis}	From 14 to Below		0.4	1.0	%		
Jitter, Absolute, Note 1	T _{iab}	From 25 to 66 Mhz	-250.0		250.0	ps		
Jitter, Absolute, Note 1	T _{iab}	From 14 to 20 Mhz	-500.0		500.	ps		
Jitter, Absolute, Note 1	T _{iab}	From 14 to Below		1.0	3.0	%		
Input Frequency, Note 1	$\mathbf{F}_{\mathbf{i}}$		13.3	14.3	15.3	MHz		
Output Frequency, Note 1	F_{o}		2.0	-	66.6	MHz		
Power-up Time, Note 1	T_{pu}		-	7.58	18.0	ms		
Transition Time, Note 1	T _{ff}	25 to 33.3 Mhz	-	6.0	13.0	ms		

Note 1: Parameter is guaranteed by design and characterization. Not 100% tested in production.





8-Pin DIP Package



8-Pin Plastic SOIC Package

Ordering Information

AV9107C-17CN08 or AV9107C-17CS08

Example:

