

### Product Features

- Zero input-output propagation delay
- Less than 200ps input to output propagation delay
- Multiple low-skew outputs
  - Output-output skew less than 250ps
  - Device-device skew less than 700ps
  - Two banks of four outputs and one ON-chip
  - Internal feedback connection
- 10 MHz to 100 MHz operating range
- Low Jitter <200ps
- 3.3V operation
- High drive option (PI6C2309-1H)
- Temperature Rating: Commercial & Industrial
- Space-saving 16-pin, 150-mil SOIC package (W16) and 16-pin TSSOP package (L16)


### Functional Description

Providing two banks of four outputs, the PI6C2309-1 is a 3.3V zero-delay buffer designed to distribute clock signals in applications including PC, workstation, datacom, telecom, and high-performance systems.


The PI6C2309-1 provides 9 copies of a clock signal that has less than 200ps propagation delay compared to the reference clock. The skew among the output clock signals for PI6C2309-1 is less than 250ps. When there are no rising edges on the REF input, the PI6C2309-1 enters a power-down state. In this mode, the PLL is off and all outputs are three-stated. This results in less than 50µA of current draw.

The PI6C2309-1 has two banks of four outputs and a CLK\_OUT that can be controlled by the select inputs (see table below). If all output clocks are not required, Bank B can be three-stated. For test purposes or if the internal PLL is not needed, it can be bypassed.

### Block Diagrams



### Pin Configuration PI6C2309-1




### Select Input Decoding for PI6C2309-1

S2	S1	CLKA[1-4]	CLKB[1-4]	CLK_OUT	Output Source	PLL Shutdown
0	0	Three-State	Three-State	Driven	PLL	N
0	1	Driven	Three-State	Driven	PLL	N
1	0	Driven	Driven	Driven	Reference	Y
1	1	Driven	Driven	Driven	PLL	N

### Zero Delay and Skew Control

REF. Input to CLKA/CLKB Delay vs. Difference in Loading between CLK\_OUT pin and CLKA/CLKB pins.



To achieve a Zero Delay between the input and output, all outputs should be uniformly loaded. The relative loading of CLK\_OUT (with respect to the remaining outputs) can adjust the input-output delay. This is shown in the graph above.

For applications requiring zero input-output delay, all outputs, including CLK\_OUT, should be equally loaded. Even if CLK\_OUT is not used, it must have a capacitive load that is equal to that on every other output. If input-output delay adjustments are required, use the above graph to calculate loading differences between the feedback output and remaining outputs.

### Maximum Ratings

Supply Voltage to Ground .....	-0.5V to +7.0V
DC Input Voltage (Except REF) .....	-0.5V to $V_{DD} + 0.5V$
DC Input Voltage REF .....	-0.5 to 7V
Storage Temperature .....	-65°C to +150°C
Maximum Soldering Temperature (10 seconds) .....	260°C
Junction Temperature .....	150°C
Static Discharge Voltage (per MIL-STD-883, Method 3015) .....	>2000V

### Operating Conditions

Parameter	Description	Min.	Max.	Units
V <sub>DD</sub>	Supply Voltage	3.0	3.6	V
T <sub>A</sub> (2309-1, 2309-1H)	Commercial Temperature (Ambient)	0	70	°C
T <sub>A</sub> (2309-1I, 2309-1HI)	Industrial Temperature (Ambient)	-40	85	
C <sub>L</sub>	Load Capacitance	—	30	pF
C <sub>IN</sub>	Input Capacitance	—	7	

### Pin Description

Pin	Signal	Description
1	REF <sup>(1)</sup>	Input reference frequency, 5V tolerant input, allows spread spectrum clock input
2	CLKA1 <sup>(2)</sup>	Clock output, Bank A
3	CLKA2 <sup>(2)</sup>	Clock output, Bank A
4	V <sub>DD</sub>	3.3V supply
5	GND	Ground
6	CLKB1 <sup>(2)</sup>	Clock output, Bank B
7	CLKB2 <sup>(2)</sup>	Clock output, Bank B
8	S2 <sup>(3)</sup>	Select input, bit 2
9	S1 <sup>(3)</sup>	Select input, bit 1
10	CLKB3 <sup>(2)</sup>	Clock output, Bank B
11	CLKB4 <sup>(2)</sup>	Clock output, Bank B
12	GND	Ground
13	V <sub>DD</sub>	3.3V, supply
14	CLKA3 <sup>(2)</sup>	Clock output, Bank A
15	CLKA4 <sup>(2)</sup>	Clock output, Bank A
16	CLK_OUT <sup>(2)</sup>	Clock output, internal feedback on this pin

#### Notes:

1. Weak pull-down.
2. Weak pull-down on all outputs.
3. Weak pull-ups on these inputs.
4. REF and CLK\_OUT inputs have a threshold voltage of V<sub>DD</sub>/2.
5. Parameter is guaranteed by design and characterization. Not 100% tested in production.

### Electrical Characteristics (Over the operating condition)

Parameter	Description	Test Conditions	Min.	Max.	Units
V <sub>IL</sub>	Input LOW Voltage <sup>(4)</sup>	—	—	0.8	V
V <sub>IH</sub>	Input HIGH Voltage <sup>(4)</sup>	—	2.0	—	
I <sub>IL</sub>	Input LOW Current	V <sub>IN</sub> = 0V	—	50	μA
I <sub>IH</sub>	Input HIGH Current	V <sub>IN</sub> = V <sub>DD</sub>	—	200	
V <sub>OL</sub>	Output LOW Voltage <sup>(5)</sup>	I <sub>OL</sub> = 8mA I <sub>OL</sub> = 12mA (-1H)	—	0.4	V
V <sub>OH</sub>	Output HIGH Voltage <sup>(5)</sup>	I <sub>OH</sub> = -8mA I <sub>OH</sub> = -12mA (-1H)	2.4	—	
I <sub>DD</sub> (PD mode)	Power Down Supply Current	REF = 0 MHz, S2 = 1, S1 = 0	—	50	μA
I <sub>DD</sub>	Supply Current	Unloaded outputs, 66.66 MHz, Select inputs at V <sub>DD</sub> or GND	—	50	mA

**Switching Characteristics<sup>(5,6)</sup>** (Over the operating condition)

Parameters	Name	Test Conditions	Min.	Typ.	Max.	Units
F <sub>CLK</sub>	Output Frequency	30pF load	10		100	MHz
	Duty Cycle <sup>(5)</sup> = $t_2 \div t_1$	Measured at V <sub>DD</sub> /2, F <sub>OUT</sub> < 66.66 MHz	45	50	55	%
	Duty Cycle <sup>(5)</sup> = $t_2 \div t_1$	Measured at 1.4V, F <sub>OUT</sub> = 66.6 MHz	40	50	60	
t <sub>3</sub>	Rise Time <sup>(5)</sup> @ 30pF	Measured between 0.8V and 2.0V			2.5	ns
t <sub>3</sub>	Rise Time <sup>(5)</sup> @ 15pF				1.5	
t <sub>3</sub>	Rise Time <sup>(5)</sup> @30pF (-1H)				1.5	
t <sub>4</sub>	Fall Time <sup>(5)</sup> @ 30pF				2.5	
t <sub>4</sub>	Fall Time <sup>(5)</sup> @ 15pF				1.5	
t <sub>4</sub>	Fall Time <sup>(5)</sup> @30pF (-1H)				1.5	
t <sub>5</sub>	Output to Output Skew <sup>(5)</sup>		All outputs equally loaded			
t <sub>6</sub>	Delay, REF Input Rising Edge to CLK_OUT Rising Edge <sup>(5)</sup>	Measured at V <sub>DD</sub> /2		0	±350	
t <sub>7</sub>	Device to Device Skew <sup>(5)</sup>	Measured at V <sub>DD</sub> /2 on the CLK_OUT pins of devices		0	700	
t <sub>8</sub>	Output Slew Rate <sup>(5)</sup>	Measured between 0.8V and 2.0V on -1H device using Test Circuit #2	1			V/ns
t <sub>J</sub>	Cycle to Cycle Jitter <sup>(5)</sup>	Measured at 66.67 MHz, loaded outputs @ 15pF			200	ps
t <sub>LOCK</sub>	PLL Lock Time <sup>(5)</sup>	Stable power supply, valid clocks presented on REF and CLK_OUT pins			1.0	ms


**Notes:**

5. Parameter is guaranteed by design and characterization. Not 100% tested in production.


6. For definition of t<sub>1-8</sub>, see Switching Waveforms on page 5

### Switching Waveforms


#### Duty Cycle Timing




#### All Outputs Rise/Fall Time




#### Output-Output Skew




#### Input-Output Propagation Delay



#### Device-Device Skew




### Test Circuit #1




Test Circuit for all parameters except  $t_8$

### Package Diagrams

#### 16-Pin SOIC (150-Mil Wide) W Package



#### 16-Pin TSSOP L Package



### Ordering Information

Ordering Code	Package Name	Package Type	Operating Range
PI6C2309-1W	W16	16-pin 150-mil SOIC	Commercial
PI6C2309-1HW			
PI6C2309-1L	L16	16-pin 4.4 mm TSSOP	
PI6C2309-1HL			
PI6C2309-1WI	W16	16-pin 150-mil SOIC	Industrial
PI6C2309-1HWI			
PI6C2309-1LI	L16	16-pin 4.4 mm TSSOP	
PI6C2309-1HLI			

Pericom Semiconductor Corporation

2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • <http://www.pericom.com>