

TO-252



TO-251




Features

- 5.7A, -200V, $R_{DS(on)} = 0.69\Omega$ @ $V_{GS} = -10$ V
- Low gate charge (typical 19 nC)
- Low Crss (typical 25 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability

General Description

These P-Channel enhancement mode power field effect transistors are produced using Kersemi proprietary planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switching DC/DC converters.



Absolute Maximum Ratings

 $T_C = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	KSMD7P20 / KSMU7P20	Units	
V_{DSS}	Drain-Source Voltage	-200	V	
I_D	Drain Current - Continuous ($T_C = 25^\circ\text{C}$)	-5.7	A	
	- Continuous ($T_C = 100^\circ\text{C}$)	-3.6	A	
I_{DM}	Drain Current - Pulsed	(Note 1)	-22.8	A
V_{GSS}	Gate-Source Voltage	± 30	V	
E_{AS}	Single Pulsed Avalanche Energy	(Note 2)	570	mJ
I_{AR}	Avalanche Current	(Note 1)	-5.7	A
E_{AR}	Repetitive Avalanche Energy	(Note 1)	5.5	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	-5.5	V/ns
P_D	Power Dissipation ($T_A = 25^\circ\text{C}$) *	2.5	W	
	Power Dissipation ($T_C = 25^\circ\text{C}$)	55	W	
	- Derate above 25°C	0.44	W/ $^\circ\text{C}$	
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to +150	$^\circ\text{C}$	
T_L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	300	$^\circ\text{C}$	

Thermal Characteristics

Symbol	Parameter	Typ	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	--	2.27	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient *	--	50	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	--	110	$^\circ\text{C}/\text{W}$

* When mounted on the minimum pad size recommended (PCB Mount)

Electrical Characteristics
 $T_C = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
Off Characteristics						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	-200	--	--	V
$\Delta BV_{DSS} / \Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = -250 \mu\text{A}$, Referenced to 25°C	--	-0.1	--	$\text{V}/^\circ\text{C}$
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = -200 \text{ V}, V_{GS} = 0 \text{ V}$	--	--	-1	μA
		$V_{DS} = -160 \text{ V}, T_C = 125^\circ\text{C}$	--	--	-10	μA
I_{GSSF}	Gate-Body Leakage Current, Forward	$V_{GS} = -30 \text{ V}, V_{DS} = 0 \text{ V}$	--	--	-100	nA
I_{GSSR}	Gate-Body Leakage Current, Reverse	$V_{GS} = 30 \text{ V}, V_{DS} = 0 \text{ V}$	--	--	100	nA

On Characteristics

$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = -250 \mu\text{A}$	-3.0	--	-5.0	V
$R_{DS(\text{on})}$	Static Drain-Source On-Resistance	$V_{GS} = -10 \text{ V}, I_D = -2.85 \text{ A}$	--	0.54	0.69	Ω
g_{FS}	Forward Transconductance	$V_{DS} = -40 \text{ V}, I_D = -2.85 \text{ A}$ (Note 4)	--	3.7	--	S

Dynamic Characteristics

C_{iss}	Input Capacitance	$V_{DS} = -25 \text{ V}, V_{GS} = 0 \text{ V}, f = 1.0 \text{ MHz}$	--	590	770	pF
C_{oss}	Output Capacitance		--	140	180	pF
C_{rss}	Reverse Transfer Capacitance		--	25	35	pF

Switching Characteristics

$t_{d(on)}$	Turn-On Delay Time	$V_{DD} = -100 \text{ V}, I_D = -7.3 \text{ A}, R_G = 25 \Omega$ (Note 4, 5)	--	15	40	ns
t_r	Turn-On Rise Time		--	110	230	ns
$t_{d(off)}$	Turn-Off Delay Time		--	30	70	ns
t_f	Turn-Off Fall Time		--	42	90	ns
Q_g	Total Gate Charge	$V_{DS} = -160 \text{ V}, I_D = -7.3 \text{ A}, V_{GS} = -10 \text{ V}$ (Note 4, 5)	--	19	25	nC
Q_{gs}	Gate-Source Charge		--	4.6	--	nC
Q_{gd}	Gate-Drain Charge		--	9.5	--	μC







Drain-Source Diode Characteristics and Maximum Ratings

I_S	Maximum Continuous Drain-Source Diode Forward Current	--	--	-5.7	A	
I_{SM}	Maximum Pulsed Drain-Source Diode Forward Current	--	--	-22.8	A	
V_{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = -5.7 \text{ A}$	--	--	-5.0	V
t_{rr}	Reverse Recovery Time	$V_{GS} = 0 \text{ V}, I_S = -7.3 \text{ A}, dI_F / dt = 100 \text{ A}/\mu\text{s}$	--	180	--	ns
Q_{rr}	Reverse Recovery Charge		--	1.07	--	μC


Notes:

1. Repetitive Rating : Pulse width limited by maximum junction temperature
2. $L = 26.3\text{mH}, I_{AS} = -5.7\text{A}, V_{DD} = -50\text{V}, R_G = 25 \Omega$, Starting $T_J = 25^\circ\text{C}$
3. $I_{SD} \leq -7.3\text{A}, dI/dt \leq 300\text{A}/\mu\text{s}, V_{DD} \leq BV_{DSS}$, Starting $T_J = 25^\circ\text{C}$
4. Pulse Test : Pulse width $\leq 300\mu\text{s}$, Duty cycle $\leq 2\%$
5. Essentially independent of operating temperature


Typical Characteristics



Typical Characteristics (Continued)



**Figure 7. Breakdown Voltage Variation
vs. Temperature**



**Figure 8. On-Resistance Variation
vs. Temperature**





Figure 9. Maximum Safe Operating Area



**Figure 10. Maximum Drain Current
vs. Case Temperature**






Figure 11. Transient Thermal Response Curve


Gate Charge Test Circuit & Waveform





Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching Test Circuit & Waveforms




Peak Diode Recovery dv/dt Test Circuit & Waveforms



Package Dimensions

DPAK



Package Dimensions (Continued)
I_{PAK}
