

10-Channel, Serial-Input Latched Display Driver

Features

- ► High output voltage 80V
- ▶ High speed 5MHz @5.0V_{DD}
- ► Low power $I_{BB} \le 0.1 \text{mA}$ (all high)
- ► Active pull down 100µA min @25°C
- Output source current 25mA @60V V_{RR}
- Each device drives 10 lines
- High-speed serially-shifted data input
- ► 5.0V CMOS-compatible inputs
- Latches on all driver outputs
- Pin-compatible replacement for UCN5810A and TL4810A, TL4810B

Applications


- ► High speed dot matrix print head driver
- VFD (vacuum fluorescent display) driver

General Description

The HV6810 is a monolithic integrated circuit designed to drive a dot matrix or segmented vacuum fluorescent display (VFD). These devices feature a serial data output to cascade additional devices for large displays.

A 10-bit data word is serially loaded into the shift register on the positive-going transition of the clock. Parallel data is transferred to the output buffers through a 10-bit D-type latch while the latch enable input is high, and is latched when the latch enable is low. When the blanking input is high, all of the outputs are low.

Outputs are structures formed by double-diffused MOS (DMOS) transistors with output voltage ratings of 80V and 25mA source-current capability. All inputs are compatible with CMOS levels.



Logic Diagram (positive logic)

Doc.# DSFP-HV6810 E070913

Functional Block Diagram

Ordering Information

| Part Number | Package Options | Packing | | | |
|-----------------|-----------------|-----------|--|--|--|
| HV6810PJ-G | 20-Lead PLCC* | 48/Tube | | | |
| HV6810PJ-G M910 | 20-Lead PLCC* | 1000/Reel | | | |
| HV6810WG-G | 20-Lead SOW | 1000/Reel | | | |

-G denotes a lead (Pb)-free / RoHS compliant package

* Obsolescence notice issued for the product in the 20-Lead PLCC package.

Absolute Maximum Ratings¹

| Parameter | Value |
|---|--------------------------|
| Logic supply voltage, V_{DD}^{2} | 7.5V |
| Driver supply voltage, V _{BB} ² | 90V |
| Output voltage ² | 90V |
| Input voltage ² | -0.3V to V_{DD} + 0.3V |
| Continuous total power dissipation at 25°C free-air temperature: ³ | |
| 20-Lead PLCC ³ | 1500mW |
| 20-Lead SOW ³ | 1500mW |
| Operating temperature range | -45°C +85°C |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. All voltages are referenced to GND.


Notes:


- 1. Over operating free-air temperature
- 2. All voltages are referenced to V_{ss}
- 3. For operation above 25°C ambient derate linearly to 85°C at 15mW/°C

Typical Thermal Resistance

| Package | $\boldsymbol{\theta}_{_{ja}}$ |
|--------------|-------------------------------|
| 20-Lead PLCC | 66°C/W |
| 20-Lead SOW | 66°C/W |

Pin Configuration





Package may or may not include the following marks: Si



Package may or may not include the following marks: Si

20-Lead SOW

Recommended Operating Conditions

| Sym | Parameter | Min | Тур | Max | Units | Conditions |
|------------------|---|------|-----|-----|-------|------------|
| V _{DD} | Supply voltage | 4.5 | - | 5.5 | V | |
| V _{BB} | High supply voltage | 20 | - | 80 | V | |
| V _{ss} | Supply voltage | - | 0 | - | V | |
| V _{IH} | High-level input voltage (for $V_{DD} = 5.0V$) | 3.5 | - | 5.3 | V | |
| V _{IL} | Low-level input voltage | -0.3 | - | 0.8 | V | |
| І _{он} | Continuous high-level Q output current | 25 | - | - | mA | |
| f _{CLK} | Clock frequency | - | - | 5.0 | MHz | |
| T _A | Operating ambient temperature | -40 | - | +85 | °C | |

DC Electrical Characteristics

 $(V_{DD} = 5.0V, V_{BB} = 60V, V_{SS} = 0V, T_A = 25^{\circ}C$ unless otherwise noted)

| Sym | Parameter | Min | Тур | Max | Units | Conditions | |
|---------------------|--|---------------|------|------|-------|--|---|
| V | High lovel output voltage | Q outputs | 57.5 | 58 | - | V | I _o = +25mA |
| V_{OH} | High level output voltage | Serial output | 4.0 | 4.5 | - | V | V _{DD} = +4.5V, I _{OL} = +100μA |
| V _{ol} | Low level output voltage | Q outputs | - | 0.15 | 1.0 | V | I_{o} = -100µA, blanking input at V _{DD} |
| OL | | - | 0.05 | 0.1 | | V _{DD} = +4.5V, I _O = -100µA | |
| I _{ol} | Low level Q output current (pul | 60 | 80 | - | μA | $T_{A} = Max, V_{OL} = +0.7V$ | |
| I _{O(OFF)} | Off-state output current | - | -1.0 | -15 | μA | V_{o} = 0V, blanking input at V_{DD} | |
| I _{IH} | High level input current | | - | | 1.0 | μA | $V_{IN} = V_{DD}$ |
| 1 | | | | 10 | 50 | | All inputs at 0V, one Q output high |
| I _{DD} | Supply current from V _{DD} (stand | - | 10 | 50 | μA | All inputs at 0V, all Q outputs low | |
| | Supply current from V | | | | 0.1 | mA | All outputs low, all Q outputs open |
| I _{BB} | Supply current from V _{BB} | - | 0.05 | 0.1 | ШA | All outputs high, all Q outputs open | |

* All typical values are at T_{A} = 25°C except for I_{OL} and $I_{O(OFF)}$.

AC Electrical Characteristics

(Timing requirements over recommended operating conditions)

| Sym | Parameter | Min | Тур | Max | Units | Conditions |
|----------------------|--|-----|-----|-----|-------|------------|
| t _{w(CKH)} | Pulse duration, clock high | 100 | - | - | ns | |
| t _{W(LEH)} | Pulse duration, latch enable high | 100 | - | - | ns | |
| t _{SU(D)} | Setup time, data before clock | 50 | - | - | ns | |
| t _{H(D)} | Hold time, data after clock | 50 | - | - | ns | |
| t _{CKH-LEH} | Delay time, clock to latch enable high | 50 | - | - | ns | |
| t _{PD} * | Propagation delay time, latch enable to output | - | 300 | - | ns | |

* Switching characteristics, $V_{_{BB}}$ = 60V, $T_{_{A}}$ = 25°C

Power-up sequence should be the following:


- 1. Connect ground V_{ss}
- Apply V_{DD}
 Set all inputs (Data, CLK, Enable, etc.) to a known state 4. Apply V_{BB}


The $V_{_{BB}}$ should not drop below $V_{_{DD}}$ or float during operation.

Power-down sequence should be the reverse of the above.


HV6810

Switching Waveforms






Timing Diagram



Input and Output Equivalent Circuits



Function Table

| Serial Data Input | Clock Input | Shift Register Contents I ₁ I ₂ I ₃ I _{N-1} I _N | Serial Data Output | LE Strobe Input | Latch Contents $I_1 I_2 I_3 \dots I_{N-1} I_N$ | Blanking Input | Output Contents $I_1 I_2 I_3 \dots I_{N-1} I_N$ |
|-------------------------|----------------|--|--------------------------|-----------------------|---|-------------------|--|
| Н | | $H R_1 R_2 R_{N-2} R_{N-1}$ | R _{N-1} | | | | |
| L | ſ | L R ₁ R ₂ R _{N-2} R _{N-1} | R _{N-1} | | | | |
| Х | Ţ | $R_1 R_2 R_3 \dots R_{N-1} R_N$ | R _N | | | | |
| | | X X X X X | Х | L | $R_1 R_2 R_3 \dots R_{N-1} R_N$ | | |
| | | $P_1 P_2 P_3 \dots P_{N-1} P_N$ | P _N | н | $P_1 P_2 P_3 \dots P_{N-1} P_N$ | L | $P_1 P_2 P_3 \dots P_{N-1} P_N$ |
| | | | | | X X X X X | Н | L L L L L |

Notes:

L = Low logic level, H = High logic level, X = Don't care, P = Present state, R = Previous state

_____ = Low to high transition

= High to low transition

HV6810

Pin Description

20-Lead PLCC (PJ)

| Pin # | Function | Description |
|-------|-----------------|---|
| 1 | Q8 | |
| 2 | Q7 | High voltage output. |
| 3 | Q6 | |
| 4 | CLOCK | Input data is shifted into the data shift register on the positive edge of the clock. |
| 5 | N/C | No connection. |
| 6 | VSS | Usually V_{ss} = 0V, ground connection. |
| 7 | VDD | Low voltage power supply. |
| 8 | LE (STROBE) | When LE is high, the shift register output is latched to Q output. When LE stays high, the latches are in transparent mode. |
| 9 | Q5 | |
| 10 | Q4 | |
| 11 | Q3 | High voltage output. |
| 12 | Q2 | |
| 13 | Q1 | |
| 14 | BLANKING | When blanking is high, all Q's are forced to a low state, regardless of data in each channel. |
| 15 | DATA IN | Input data for the input shift register. |
| 16 | N/C | No connection. |
| 17 | VBB | High voltage power supply. |
| 18 | SERIAL DATA OUT | Output data from the shift register. |
| 19 | Q10 | |
| 20 | Q9 | High voltage output. |


HV6810

Pin Description

20-Lead SOW (WG)

| Pin # | Function | Description |
|-------|-----------------|---|
| 1 | Q8 | |
| 2 | Q7 | High voltage output. |
| 3 | Q6 | |
| 4 | CLOCK | Input data are shifted into the data shift register on the positive edge of the clock. |
| 5 | VSS | Usually V_{ss} = 0V, ground connection. |
| 6 | N/C | No connection. |
| 7 | VDD | Low voltage power supply. |
| 8 | LE (STROBE) | When LE is high, the shift register output is latched to Q output. When LE stays high, the latches are in transparent mode. |
| 9 | Q5 | |
| 10 | Q4 | |
| 11 | Q3 | High voltage output. |
| 12 | Q2 | |
| 13 | Q1 | |
| 14 | BLANKING | When blanking is high, all Q's are forced to a low state, regardless of data in each channel. |
| 15 | DATA IN | Input data for the input shift register. |
| 16 | VBB | High voltage power supply. |
| 17 | SERIAL DATA OUT | Output data from the shift register. |
| 18 | N/C | No connection. |
| 19 | Q10 | High voltage output. |
| 20 | Q9 | |

20-Lead PLCC Package Outline (PJ) .353x.353in body, .180in height (max), .050in pitch



Notes:

- 1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.
- 2. Actual shape of this feature may vary.


| Symbol | | А | A1 | A2 | b | b1 | D | D1 | E | E1 | е | R |
|-----------------------|-----|------|------|------|------|------|------|------|------|------|-------------|------|
| Dimension (inches) | MIN | .165 | .090 | .062 | .013 | .026 | .385 | .350 | .385 | .350 | | .025 |
| | NOM | .172 | .105 | - | - | - | .390 | .353 | .390 | .353 | .050 BSC | .035 |
| | MAX | .180 | .120 | .083 | .021 | .032 | .395 | .356 | .395 | .356 | | .045 |

JEDEC Registration MS-018, Variation AA, Issue A, June, 1993. Drawings not to scale.

Supertex Doc. #: DSPD-20PLCCPJ, Version C031111

Downloaded from: http://www.datasheetcatalog.com/

20-Lead SOW (Wide Body) Package Outline (WG) 12.80x7.50mm body, 2.65mm height (max), 1.27mm pitch



Note:

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

| Symbo | ol | Α | A1 | A2 | b | D | E | E1 | е | h | L | L1 | L2 | θ | θ1 |
|-------------------|-----|-------|------|-------|------|--------|--------|-------|-------------|------|------|-------------|-------------|------------|-----------------|
| Dimension (mm) | MIN | 2.15* | 0.10 | 2.05 | 0.31 | 12.60* | 9.97* | 7.40* | | 0.25 | 0.40 | | | 0 0 | 5 ⁰ |
| | NOM | - | - | - | - | 12.80 | 10.30 | 7.50 | 1.27 BSC | - | - | 1.40 REF | 0.25 BSC | - | - |
| | MAX | 2.65 | 0.30 | 2.55* | 0.51 | 13.00* | 10.63* | 7.60* | | 0.75 | 1.27 | | | 8 0 | 15 ⁰ |

JEDEC Registration MS-013, Variation AC, Issue E, Sep. 2005.

* This dimension is not specified in the JEDEC drawing.

Drawings are not to scale.

Supertex Doc. #: DSPD-20SOWWG, Version D041309.

Downloaded from: http://www.datasheetcatalog.com/

(The package drawings in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>http://www.supertex.com/packaging.html</u>.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2013 Supertex inc. All rights reserved. Unauthorized use or reproduction is prohibited.