

# 8-Channel Capacitive Touch Sensor

## PRODUCT FEATURES

Datasheet

### General Description

The CAP1208 which incorporates RightTouch<sup>®</sup> technology, is a multiple channel capacitive touch sensor. It contains eight (8) individual capacitive touch sensor inputs with programmable sensitivity for use in touch sensor applications. Each sensor input is calibrated to compensate for system parasitic capacitance and automatically recalibrated to compensate for gradual environmental changes.

The CAP1208 includes Multiple Pattern Touch recognition that allows the user to select a specific set of buttons to be touched simultaneously. If this pattern is detected, a status bit is set and an interrupt is generated.

The CAP1208 has Active and Standby states, each with its own sensor input configuration controls. Power consumption in the Standby state is dependent on the number of sensor inputs enabled as well as averaging, sampling time, and cycle time. Deep Sleep is the lowest power state available, drawing 5 $\mu$ A (typical) of current. In this state, no sensor inputs are active, and communications will wake the device.


### Applications

- Desktop and Notebook PCs
- LCD Monitors
- Consumer Electronics
- Appliances

### Features

- Eight (8) Capacitive Touch Sensor Inputs
  - Programmable sensitivity
  - Automatic recalibration
  - Calibrates for parasitic capacitance
  - Individual thresholds for each button
- Multiple Button Pattern Detection
- Power Button Support
- Press and Hold Feature for Volume-like Applications
- 3.3V or 5V Supply
- Analog Filtering for System Noise Sources
- RF Detection and Avoidance Filters
- Digital EMI Blocker
- 8kV ESD Rating on All Pins (HBM)
- Low Power Operation
  - 5 $\mu$ A quiescent current in Deep Sleep
  - 50 $\mu$ A quiescent current in Standby (1 sensor input monitored)
  - Samples one or more channels in Standby
- SMBus / I<sup>2</sup>C Compliant Communication Interface
- Available in a 16-pin 3mm x 3mm QFN RoHS compliant package

### Block Diagram



**Ordering Information:**

<b>ORDERING NUMBER</b>	<b>PACKAGE</b>	<b>FEATURES</b>
CAP1208-1-A4-TR	16-pin QFN 3mm x 3mm (RoHS compliant)	Eight capacitive touch sensor inputs, SMBus interface, SMBus address 0101_000(r/w).
CAP1208-2-A4-TR	16-pin QFN 3mm x 3mm (RoHS compliant)	Eight capacitive touch sensor inputs, SMBus interface, SMBus address 0101_001(r/w).

**Reel size is 4,000 pieces for 16-Pin QFN**

**This product meets the halogen maximum concentration values per IEC61249-2-21**

## Table of Contents

<b>Chapter 1</b>	<b>Pin Description</b> .....	<b>8</b>
<b>Chapter 2</b>	<b>Electrical Specifications</b> .....	<b>10</b>
<b>Chapter 3</b>	<b>Communications</b> .....	<b>14</b>
3.1	Communications .....	14
3.2	System Management Bus .....	14
3.2.1	SMBus Start Bit .....	14
3.2.2	SMBus Address and RD / $\overline{\text{WR}}$ Bit .....	14
3.2.3	SMBus Data Bytes .....	14
3.2.4	SMBus ACK and NACK Bits .....	14
3.2.5	SMBus Stop Bit .....	15
3.2.6	SMBus Timeout .....	15
3.2.7	SMBus and I <sup>2</sup> C Compatibility .....	15
3.3	SMBus Protocols .....	15
3.3.1	SMBus Write Byte .....	16
3.3.2	SMBus Read Byte .....	16
3.3.3	SMBus Send Byte .....	16
3.3.4	SMBus Receive Byte .....	16
3.4	I <sup>2</sup> C Protocols .....	17
3.4.1	Block Read .....	17
3.4.2	Block Write .....	17
<b>Chapter 4</b>	<b>General Description</b> .....	<b>19</b>
4.1	Power States .....	20
4.2	Reset .....	20
4.3	Capacitive Touch Sensing .....	20
4.3.1	Capacitive Touch Sensing Settings .....	21
4.3.1.1	Active State Sensing Settings .....	21
4.3.1.2	Standby State Sensing Settings .....	21
4.3.2	Sensing Cycle .....	21
4.4	Sensor Input Calibration .....	21
4.4.1	Automatic Recalibration .....	22
4.4.2	Negative Delta Count Recalibration .....	22
4.4.3	Delayed Recalibration .....	22
4.5	Power Button .....	23
4.6	Multiple Touch Pattern Detection .....	23
4.7	Noise Controls .....	23
4.7.1	Low Frequency Noise Detection .....	23
4.7.2	RF Noise Detection .....	23
4.7.3	Noise Status and Configuration .....	23
4.8	Interrupts .....	24
4.8.1	ALERT# Pin .....	24
4.8.2	Capacitive Sensor Input Interrupt Behavior .....	24
4.8.3	Interrupts for the Power Button .....	25
4.8.4	Interrupts for Multiple Touch Pattern Detection .....	26
4.8.5	Interrupts for Sensor Input Calibration Failures .....	26
4.8.6	Interrupts for Reset .....	26
<b>Chapter 5</b>	<b>Register Description</b> .....	<b>27</b>

5.1	Main Control Register . . . . .	30
5.2	Status Registers . . . . .	31
5.2.1	General Status - 02h . . . . .	31
5.2.2	Sensor Input Status - 03h . . . . .	32
5.3	Noise Flag Status Registers . . . . .	32
5.4	Sensor Input Delta Count Registers . . . . .	33
5.5	Sensitivity Control Register . . . . .	33
5.6	Configuration Registers . . . . .	35
5.6.1	Configuration - 20h . . . . .	35
5.6.2	Configuration 2 - 44h . . . . .	36
5.7	Sensor Input Enable Register . . . . .	37
5.8	Sensor Input Configuration Register . . . . .	37
5.9	Sensor Input Configuration 2 Register . . . . .	39
5.10	Averaging and Sampling Configuration Register . . . . .	40
5.11	Calibration Activate and Status Register . . . . .	42
5.12	Interrupt Enable Register . . . . .	43
5.13	Repeat Rate Enable Register . . . . .	43
5.14	Multiple Touch Configuration Register . . . . .	44
5.15	Multiple Touch Pattern Configuration Register . . . . .	45
5.16	Multiple Touch Pattern Register . . . . .	46
5.17	Base Count Out of Limit Register . . . . .	47
5.18	Recalibration Configuration Register . . . . .	48
5.19	Sensor Input Threshold Registers . . . . .	49
5.20	Sensor Input Noise Threshold Register . . . . .	50
5.21	Standby Channel Register . . . . .	51
5.22	Standby Configuration Register . . . . .	51
5.23	Standby Sensitivity Register . . . . .	53
5.24	Standby Threshold Register . . . . .	54
5.25	Sensor Input Base Count Registers . . . . .	54
5.26	Power Button Register . . . . .	55
5.27	Power Button Configuration Register . . . . .	55
5.28	Sensor Input Calibration Registers . . . . .	56
5.29	Product ID Register . . . . .	57
5.30	Manufacturer ID Register . . . . .	57
5.31	Revision Register . . . . .	57
<b>Chapter 6 Package Information . . . . .</b>		<b>58</b>
6.1	CAP1208 Package Drawings . . . . .	58
6.2	Package Marking . . . . .	61
<b>Appendix A Device Delta . . . . .</b>		<b>62</b>
A.1	Delta from CAP1128 / CAP1188 to CAP1208 . . . . .	62
<b>Chapter 7 Revision History . . . . .</b>		<b>65</b>

## List of Figures

Figure 1.1	CAP1208 Pin Diagram (16-Pin QFN) . . . . .	8
Figure 3.1	SMBus Timing Diagram . . . . .	14
Figure 4.1	System Diagram for CAP1208 . . . . .	19
Figure 4.2	POR and PORR With Slow Rising $V_{DD}$ and BOR with Falling $V_{DD}$ . . . . .	20
Figure 4.3	Sensor Interrupt Behavior - Repeat Rate Enabled . . . . .	25
Figure 4.4	Sensor Interrupt Behavior - No Repeat Rate Enabled . . . . .	25
Figure 6.1	CAP1208 Package Drawing - 16-Pin QFN 3mm x 3mm . . . . .	58
Figure 6.2	CAP1208 Package Dimensions - 16-Pin QFN 3mm x 3mm . . . . .	59
Figure 6.3	CAP1208 PCB Land Pattern and Stencil - 16-Pin QFN 3mm x 3mm . . . . .	60
Figure 6.4	CAP1208-1 Package Marking . . . . .	61
Figure 6.5	CAP1208-2 Package Marking . . . . .	61

## List of Tables

Table 1.1	Pin Description for CAP1208	8
Table 1.2	Pin Types	9
Table 2.1	Absolute Maximum Ratings	10
Table 2.2	Electrical Specifications	11
Table 3.1	Protocol Format	15
Table 3.2	Write Byte Protocol	16
Table 3.3	Read Byte Protocol	16
Table 3.4	Send Byte Protocol	16
Table 3.5	Receive Byte Protocol	17
Table 3.6	Block Read Protocol	17
Table 3.7	Block Write Protocol	17
Table 4.1	Ideal Base Counts	22
Table 5.1	Register Set in Hexadecimal Order	27
Table 5.2	Main Control Register	30
Table 5.3	Status Registers	31
Table 5.4	Noise Flag Status Registers	32
Table 5.5	Sensor Input Delta Count Registers	33
Table 5.6	Sensitivity Control Register	33
Table 5.7	DELTA_SENSE Bit Decode	34
Table 5.8	BASE_SHIFT Bit Decode	34
Table 5.9	Configuration Registers	35
Table 5.10	Sensor Input Enable Register	37
Table 5.11	Sensor Input Configuration Register	37
Table 5.12	MAX_DUR Bit Decode	37
Table 5.13	RPT_RATE Bit Decode	38
Table 5.14	Sensor Input Configuration 2 Register	39
Table 5.15	M_PRESS Bit Decode	39
Table 5.16	Averaging and Sampling Configuration Register	40
Table 5.17	AVG Bit Decode	40
Table 5.18	SAMP_TIME Bit Decode	41
Table 5.19	CYCLE_TIME Bit Decode	41
Table 5.20	Calibration Activate and Status Register	42
Table 5.21	Interrupt Enable Register	43
Table 5.22	Repeat Rate Enable Register	43
Table 5.23	Multiple Touch Configuration	44
Table 5.24	B_MULT_T Bit Decode	45
Table 5.25	Multiple Touch Pattern Configuration	45
Table 5.26	MTP_TH Bit Decode	46
Table 5.27	Multiple Touch Pattern Register	46
Table 5.28	Base Count Out of Limit Register	47
Table 5.29	Recalibration Configuration Registers	48
Table 5.30	NEG_DELTA_CNT Bit Decode	48
Table 5.31	CAL_CFG Bit Decode	49
Table 5.32	Sensor Input Threshold Registers	49
Table 5.33	Sensor Input Noise Threshold Register	50
Table 5.34	CSx_BN_TH Bit Decode	50
Table 5.35	Standby Channel Register	51
Table 5.36	Standby Configuration Register	51
Table 5.37	STBY_AVG Bit Decode	52
Table 5.38	STBY_SAMP_TIME Bit Decode	52
Table 5.39	STBY_CY_TIME Bit Decode	52
Table 5.40	Standby Sensitivity Register	53

**Datasheet**

Table 5.41	STBY_SENSE Bit Decode . . . . .	53
Table 5.42	Standby Threshold Register . . . . .	54
Table 5.43	Sensor Input Base Count Registers . . . . .	54
Table 5.44	Power Button Register . . . . .	55
Table 5.45	PWR_BTN Bit Decode . . . . .	55
Table 5.46	Power Button Configuration Register . . . . .	55
Table 5.47	Power Button Time Bits Decode . . . . .	56
Table 5.48	Sensor Input Calibration Registers . . . . .	56
Table 5.49	Product ID Register . . . . .	57
Table 5.50	Vendor ID Register . . . . .	57
Table 5.51	Revision Register . . . . .	57
Table A.1	Register Delta . . . . .	62
Table 7.1	Revision History . . . . .	65

## Chapter 1 Pin Description




Figure 1.1 CAP1208 Pin Diagram (16-Pin QFN)

Table 1.1 Pin Description for CAP1208

PIN NUMBER	PIN NAME	PIN FUNCTION	PIN TYPE	UNUSED CONNECTION
1	ALERT#	ALERT# - Active low alert / interrupt output for SMBus alert	OD	Connect to Ground
2	SMDATA	SMDATA - Bi-directional, open-drain SMBus or I <sup>2</sup> C data - requires pull-up resistor	DIOD	n/a
3	SMCLK	SMCLK - SMBus or I <sup>2</sup> C clock input - requires pull-up resistor	DI	n/a
4	VDD	Positive Power supply	Power	n/a
5	N/C	Not internally connected	n/a	Connect to Ground
6	N/C	Not internally connected	n/a	Connect to Ground
7	GND	Ground	Power	n/a
8	GND	Ground	Power	n/a
9	CS8	Capacitive Touch Sensor Input 8	AIO	Connect to Ground
10	CS7	Capacitive Touch Sensor Input 7	AIO	Connect to Ground



## Datasheet

Table 1.1 Pin Description for CAP1208 (continued)

PIN NUMBER	PIN NAME	PIN FUNCTION	PIN TYPE	UNUSED CONNECTION
11	CS6	Capacitive Touch Sensor Input 6	AIO	Connect to Ground
12	CS5	Capacitive Touch Sensor Input 5	AIO	Connect to Ground
13	CS4	Capacitive Touch Sensor Input 4	AIO	Connect to Ground
14	CS3	Capacitive Touch Sensor Input 3	AIO	Connect to Ground
15	CS2	Capacitive Touch Sensor Input 2	AIO	Connect to Ground
16	CS1	Capacitive Touch Sensor Input 1	AIO	Connect to Ground
Bottom pad	Exposed pad	Not internally connected, but recommend grounding	-	-

**APPLICATION NOTE:** All digital pins are 5V tolerant pins.

The pin types are described in [Table 1.2](#).

Table 1.2 Pin Types

PIN TYPE	DESCRIPTION
Power	This pin is used to supply power or ground to the device.
DI	Digital Input - This pin is used as a digital input. This pin is 5V tolerant.
AIO	Analog Input / Output - This pin is used as an I/O for analog signals.
DIOD	Digital Input / Open Drain Output - This pin is used as a digital I/O. When it is used as an output, it is open drain and requires a pull-up resistor. This pin is 5V tolerant.
OD	Open Drain Digital Output - This pin is used as a digital output. It is open drain and requires a pull-up resistor. This pin is 5V tolerant.

## Chapter 2 Electrical Specifications

**Table 2.1 Absolute Maximum Ratings**

Voltage on VDD pin	-0.3 to 6.5	V
Voltage on CS pins to GND	-0.3 to 4.0	V
Voltage on 5V tolerant pins ( $V_{5VT\_PIN}$ )	-0.3 to 5.5	V
Voltage on 5V tolerant pins ( $ V_{5VT\_PIN} - V_{DD} $ ) (see <a href="#">Note 2.2</a> )	0 to 3.6	V
Input current to any pin except VDD	$\pm 10$	mA
Output short circuit current	Continuous	N/A
Package Power Dissipation up to $T_A = 85^\circ\text{C}$ for 16-pin QFN (see <a href="#">Note 2.3</a> )	0.5	W
Junction to Ambient ( $\theta_{JA}$ ) (see <a href="#">Note 2.4</a> )	70	$^\circ\text{C}/\text{W}$
Operating Ambient Temperature Range	-40 to 125	$^\circ\text{C}$
Storage Temperature Range	-55 to 150	$^\circ\text{C}$
ESD Rating, All Pins, HBM	8000	V

- Note 2.1** Stresses above those listed could cause permanent damage to the device. This is a stress rating only and functional operation of the device at any other condition above those indicated in the operation sections of this specification is not implied.
- Note 2.2** For the 5V tolerant pins that have a pull-up resistor, the voltage difference between  $V_{5VT\_PIN}$  and  $V_{DD}$  must never exceed 3.6V.
- Note 2.3** The Package Power Dissipation specification assumes a recommended thermal via design consisting of a 2x2 matrix of 0.3mm (12mil) vias at 1.0mm pitch connected to the ground plane with a 1.6 x 1.6mm thermal landing.
- Note 2.4** Junction to Ambient ( $\theta_{JA}$ ) is dependent on the design of the thermal vias. Without thermal vias and a thermal landing, the  $\theta_{JA}$  will be higher.

Table 2.2 Electrical Specifications

V <sub>DD</sub> = 3V to 5.5V, T <sub>A</sub> = 0°C to 85°C, all Typical values at T <sub>A</sub> = 25°C unless otherwise noted.						
CHARACTERISTIC	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
<b>DC POWER</b>						
Supply Voltage	V <sub>DD</sub>	3.0		5.5	V	
Supply Current	I <sub>STBY_DEF</sub>		120	170	μA	Standby state active 1 sensor input monitored Default conditions (8 avg, 70ms cycle time)
	I <sub>STBY_LP</sub>		50		μA	Standby state active 1 sensor input monitored 1 avg, 140ms cycle time
	I <sub>DSLEEP_3V</sub>		5	TBD	μA	Deep Sleep state active No communications T <sub>A</sub> < 40°C 3.135 < V <sub>DD</sub> < 3.465V
	I <sub>DSLEEP_5V</sub>		TBD	TBD	μA	Deep Sleep state active No communications T <sub>A</sub> < 40°C V <sub>DD</sub> = 5V
	I <sub>DD</sub>		500	750	μA	Capacitive Sensing Active
<b>CAPACITIVE TOUCH SENSOR INPUTS</b>						
Maximum Base Capacitance	C <sub>BASE</sub>			50	pF	Pad untouched
Minimum Detectable Capacitive Shift	ΔC <sub>TOUCH</sub>	20			fF	Pad touched - default conditions
Recommended Cap Shift	ΔC <sub>TOUCH</sub>	0.1		2	pF	Pad touched - Not tested
Power Supply Rejection	PSR		±3	±10	counts / V	Untouched Current Counts Base Capacitance 5pF - 50pF Negative Delta Counts disabled Maximum sensitivity All other parameters default
<b>POWER-ON AND BROWN-OUT RESET (SEE Section 4.2, "Reset")</b>						
Power-On Reset Voltage	V <sub>POR</sub>		1	1.3	V	Pin States Defined
Power-On Reset Release Voltage	V <sub>PORR</sub>		2.85		V	Rising V <sub>DD</sub> Ensured by design
Brown-Out Reset	V <sub>BOR</sub>		2.8		V	Falling V <sub>DD</sub>
V <sub>DD</sub> Rise Rate (ensures internal POR signal)	SV <sub>DD</sub>	0.05			V/ms	0 to 3V in 60ms

Table 2.2 Electrical Specifications (continued)

V <sub>DD</sub> = 3V to 5.5V, T <sub>A</sub> = 0°C to 85°C, all Typical values at T <sub>A</sub> = 25°C unless otherwise noted.						
CHARACTERISTIC	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Power-Up Timer Period	t <sub>PWRT</sub>		10		ms	
Brown-Out Reset Voltage Delay	t <sub>BORDC</sub>	1			μs	V <sub>DD</sub> = V <sub>BOR</sub> - 1
TIMING						
Time to Communications Ready	t <sub>COMM_DLY</sub>			15	ms	
Time to First Conversion Ready	t <sub>CONV_DLY</sub>		170	200	ms	
I/O PINS						
Output Low Voltage	V <sub>OL</sub>			0.4	V	I <sub>SINK_IO</sub> = 8mA
Output High Voltage	V <sub>OH</sub>	V <sub>DD</sub> - 0.4			V	I <sub>SOURCE_IO</sub> = 8mA
Input High Voltage	V <sub>IH</sub>	2.0			V	
Input Low Voltage	V <sub>IL</sub>			0.8	V	
Leakage Current	I <sub>LEAK</sub>			±5	μA	powered or unpowered T <sub>A</sub> < 85°C pull-up voltage ≤ 3.6V if unpowered
SMBUS TIMING						
Input Capacitance	C <sub>IN</sub>		5		pF	
Clock Frequency	f <sub>SMB</sub>	10		400	kHz	
Spike Suppression	t <sub>SP</sub>			50	ns	
Bus Free Time Stop to Start	t <sub>BUF</sub>	1.3			μs	
Start Setup Time	t <sub>SU:STA</sub>	0.6			μs	
Start Hold Time	t <sub>HD:STA</sub>	0.6			μs	
Stop Setup Time	t <sub>SU:STO</sub>	0.6			μs	
Data Hold Time	t <sub>HD:DAT</sub>	0			μs	When transmitting to the master
Data Hold Time	t <sub>HD:DAT</sub>	0.3			μs	When receiving from the master
Data Setup Time	t <sub>SU:DAT</sub>	0.6			μs	
Clock Low Period	t <sub>LOW</sub>	1.3			μs	
Clock High Period	t <sub>HIGH</sub>	0.6			μs	
Clock / Data Fall Time	t <sub>FALL</sub>			300	ns	Min = 20+0.1C <sub>LOAD</sub> ns

## Datasheet

Table 2.2 Electrical Specifications (continued)

V <sub>DD</sub> = 3V to 5.5V, T <sub>A</sub> = 0°C to 85°C, all Typical values at T <sub>A</sub> = 25°C unless otherwise noted.						
CHARACTERISTIC	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Clock / Data Rise Time	t <sub>RISE</sub>			300	ns	Min = 20+0.1C <sub>LOAD</sub> ns
Capacitive Load	C <sub>LOAD</sub>			400	pF	per bus line

## Chapter 3 Communications

### 3.1 Communications

The CAP1208 communicates using the SMBus or I<sup>2</sup>C protocol.

### 3.2 System Management Bus

The CAP1208 communicates with a host controller, such as an MCHP SIO, through the SMBus. The SMBus is a two-wire serial communication protocol between a computer host and its peripheral devices. A detailed timing diagram is shown in Figure 3.1. Stretching of the SMCLK signal is supported; however, the CAP1208 will not stretch the clock signal.




Figure 3.1 SMBus Timing Diagram

#### 3.2.1 SMBus Start Bit

The SMBus Start bit is defined as a transition of the SMBus Data line from a logic '1' state to a logic '0' state while the SMBus Clock line is in a logic '1' state.

#### 3.2.2 SMBus Address and RD / $\overline{\text{WR}}$ Bit

The SMBus Address Byte consists of the 7-bit client address followed by the RD /  $\overline{\text{WR}}$  indicator bit. If this RD /  $\overline{\text{WR}}$  bit is a logic '0', then the SMBus Host is writing data to the client device. If this RD /  $\overline{\text{WR}}$  bit is a logic '1', then the SMBus Host is reading data from the client device.

The CAP1208-1 responds to SMBus address 0101\_000(r/w). The CAP1208-2 responds to the SMBus address 0101\_001(r/w).

#### 3.2.3 SMBus Data Bytes

All SMBus Data bytes are sent most significant bit first and composed of 8-bits of information.

#### 3.2.4 SMBus ACK and NACK Bits

The SMBus client will acknowledge all data bytes that it receives. This is done by the client device pulling the SMBus Data line low after the 8th bit of each byte that is transmitted. This applies to both the Write Byte and Block Write protocols.

**Datasheet**

The Host will NACK (not acknowledge) the last data byte to be received from the client by holding the SMBus data line high after the 8th data bit has been sent. For the Block Read protocol, the Host will ACK each data byte that it receives except the last data byte.

**3.2.5 SMBus Stop Bit**

The SMBus Stop bit is defined as a transition of the SMBus Data line from a logic '0' state to a logic '1' state while the SMBus clock line is in a logic '1' state. When the CAP1208 detects an SMBus Stop bit and it has been communicating with the SMBus protocol, it will reset its client interface and prepare to receive further communications.

**3.2.6 SMBus Timeout**

The CAP1208 includes an SMBus timeout feature. Following a 30ms period of inactivity on the SMBus where the SMCLK pin is held low, the device will timeout and reset the SMBus interface.

The timeout function defaults to disabled. It can be enabled by setting the TIMEOUT bit in the Configuration register (see [Section 5.6, "Configuration Registers"](#)).

**3.2.7 SMBus and I<sup>2</sup>C Compatibility**

The major differences between SMBus and I<sup>2</sup>C devices are highlighted here. For more information, refer to the SMBus 2.0 specification.

1. CAP1208 supports I<sup>2</sup>C fast mode at 400kHz. This covers the SMBus max time of 100kHz.
2. Minimum frequency for SMBus communications is 10kHz.
3. The SMBus client protocol will reset if the clock is held low longer than 30ms (timeout condition). This can be enabled in the CAP1208 by setting the TIMEOUT bit in the Configuration register. I<sup>2</sup>C does not have a timeout.
4. The SMBus client protocol will reset if both the clock and the data line are high for longer than 200us (idle condition). This can be enabled in the CAP1208 by setting the TIMEOUT bit in the Configuration register. I<sup>2</sup>C does not have an idle condition.
5. I<sup>2</sup>C devices do not support the Alert Response Address functionality (which is optional for SMBus).
6. I<sup>2</sup>C devices support block read and write differently. I<sup>2</sup>C protocol allows for unlimited number of bytes to be sent in either direction. The SMBus protocol requires that an additional data byte indicating number of bytes to read / write is transmitted. The CAP1208 supports I<sup>2</sup>C formatting only.

**3.3 SMBus Protocols**

The CAP1208 is SMBus 2.0 compatible and supports Write Byte, Read Byte, Send Byte, and Receive Byte as valid protocols as shown below.

All of the below protocols use the convention in [Table 3.1](#).

**Table 3.1 Protocol Format**

DATA SENT TO DEVICE	DATA SENT TO THE HOST
Data sent	Data sent

### 3.3.1 SMBus Write Byte

The Write Byte is used to write one byte of data to a specific register as shown in [Table 3.2](#).

**Table 3.2 Write Byte Protocol**

START	SLAVE ADDRESS	WR	ACK	REGISTER ADDRESS	ACK	REGISTER DATA	ACK	STOP
1 -> 0	0101_000 ( <a href="#">Note 3.1</a> )	0	0	XXh	0	XXh	0	0 -> 1

**Note 3.1** CAP1208-1 only. For other addressing options, see [Section 3.2.2](#).

### 3.3.2 SMBus Read Byte

The Read Byte protocol is used to read one byte of data from the registers as shown in [Table 3.3](#).

**Table 3.3 Read Byte Protocol**

START	SLAVE ADDRESS	WR	ACK	REGISTER ADDRESS	ACK	START	CLIENT ADDRESS	RD	ACK	REGISTER DATA	NACK	STOP
1->0	0101_000 ( <a href="#">Note 3.2</a> )	0	0	XXh	0	1 -> 0	0101_000 ( <a href="#">Note 3.2</a> )	1	0	XXh	1	0 -> 1

**Note 3.2** CAP1208-1 only. For other addressing options, see [Section 3.2.2](#).

### 3.3.3 SMBus Send Byte

The Send Byte protocol is used to set the internal address register pointer to the correct address location. No data is transferred during the Send Byte protocol as shown in [Table 3.4](#).

**APPLICATION NOTE:** The Send Byte protocol is not functional in Deep Sleep (i.e., DSLEEP bit is set).

**Table 3.4 Send Byte Protocol**

START	SLAVE ADDRESS	WR	ACK	REGISTER ADDRESS	ACK	STOP
1 -> 0	0101_000 ( <a href="#">Note 3.3</a> )	0	0	XXh	0	0 -> 1

**Note 3.3** CAP1208-1 only. For other addressing options, see [Section 3.2.2](#).

### 3.3.4 SMBus Receive Byte

The Receive Byte protocol is used to read data from a register when the internal register address pointer is known to be at the right location (e.g. set via Send Byte). This is used for consecutive reads of the same register as shown in [Table 3.5](#).

**APPLICATION NOTE:** The Receive Byte protocol is not functional in Deep Sleep (i.e., DSLEEP bit is set).



Table 3.5 Receive Byte Protocol

START	SLAVE ADDRESS	RD	ACK	REGISTER DATA	NACK	STOP
1 -> 0	0101_000 (Note 3.4)	1	0	XXh	1	0 -> 1

**Note 3.4** CAP1208-1 only. For other addressing options, see [Section 3.2.2](#).

## 3.4 I<sup>2</sup>C Protocols

The CAP1208 supports I<sup>2</sup>C Block Read and Block Write.

The protocols listed below use the convention in [Table 3.1](#).

### 3.4.1 Block Read

The Block Read is used to read multiple data bytes from a group of contiguous registers as shown in [Table 3.6](#).

**APPLICATION NOTE:** When using the Block Read protocol, the internal address pointer will be automatically incremented after every data byte is received. It will wrap from FFh to 00h.

Table 3.6 Block Read Protocol

START	SLAVE ADDRESS	WR	ACK	REGISTER ADDRESS	ACK	START	SLAVE ADDRESS	RD	ACK	REGISTER DATA
1->0	0101_000 (Note 3.5)	0	0	XXh	0	1 ->0	0101_000 (Note 3.5)	1	0	XXh
ACK	REGISTER DATA	ACK	REGISTER DATA	ACK	REGISTER DATA	ACK	...	REGISTER DATA	NACK	STOP
0	XXh	0	XXh	0	XXh	0	...	XXh	1	0 -> 1

**Note 3.5** CAP1208-1 only. For other addressing options, see [Section 3.2.2](#).

### 3.4.2 Block Write

The Block Write is used to write multiple data bytes to a group of contiguous registers as shown in [Table 3.7](#).

**APPLICATION NOTE:** When using the Block Write protocol, the internal address pointer will be automatically incremented after every data byte is received. It will wrap from FFh to 00h.

Table 3.7 Block Write Protocol

START	SLAVE ADDRESS	WR	ACK	REGISTER ADDRESS	ACK	REGISTER DATA	ACK
1 ->0	0101_000 (Note 3.6)	0	0	XXh	0	XXh	0

Table 3.7 Block Write Protocol

REGISTER DATA	ACK	REGISTER DATA	ACK	...	REGISTER DATA	ACK	STOP
XXh	0	XXh	0	...	XXh	0	0 -> 1

**Note 3.6** CAP1208-1 only. For other addressing options, see [Section 3.2.2..](#)

## Chapter 4 General Description

The CAP1208 is a multiple channel capacitive touch sensor. It contains eight (8) individual capacitive touch sensor inputs with programmable sensitivity for use in touch sensor applications. Each sensor input is calibrated to compensate for system parasitic capacitance and automatically recalibrated to compensate for gradual environmental changes.

The CAP1208 includes Multiple Pattern Touch recognition that allows the user to select a specific set of buttons to be touched simultaneously. If this pattern is detected, a status bit is set and an interrupt is generated.

The CAP1208 has Active and Standby states, each with its own sensor input configuration controls. Power consumption in the Standby state is dependent on the number of sensor inputs enabled as well as averaging, sampling time, and cycle time. Deep Sleep is the lowest power state available, drawing 5 $\mu$ A (typical) of current. In this state, no sensor inputs are active, and communications will wake the device.

The device communicates with a host controller using SMBus / I<sup>2</sup>C. The host controller may poll the device for updated information at any time or it may configure the device to flag an interrupt whenever a touch is detected on any sensor pad.

A typical system diagram is shown in [Figure 4.1](#).




Figure 4.1 System Diagram for CAP1208

## 4.1 Power States

The CAP1208 has 3 power states depending on the status of the STBY and DSLEEP bits (see [Section 5.1, "Main Control Register"](#)). When the device transitions between power states, previously detected touches (for channels that are being de-activated) are cleared and the sensor input status bits are reset.

1. Active - The normal mode of operation. The device is monitoring capacitive sensor inputs enabled in the Active state (see [Section 5.7, "Sensor Input Enable Register"](#)).
2. Standby - When the STBY bit is set, the device is monitoring the capacitive sensor inputs enabled in the Standby state (see [Section 5.21, "Standby Channel Register"](#)). Interrupts can still be generated based on the enabled channels. The device will still respond to communications normally and can be returned to the Active state of operation by clearing the STBY bit. Power consumption in this state is dependent on the number of sensor inputs enabled as well as averaging, sampling time, and cycle time.
3. Deep Sleep - When the DSLEEP bit is set, the device is in its lowest power state. It is not monitoring any capacitive sensor inputs. While in Deep Sleep, the CAP1208 can be awakened by SMBus communications targeting the device. This will not cause the DSLEEP to be cleared so the device will return to Deep Sleep once all communications have stopped. The device can be returned to the Active state of operation by clearing the DSLEEP bit.

## 4.2 Reset

The Power-On Reset (POR) circuit holds the device in reset until  $V_{DD}$  has reached an acceptable level, Power-on Reset Release Voltage ( $V_{PORR}$ ), for minimum operation. The power-up timer (PWRT) is used to extend the start-up period until all device operation conditions have been met. The power-up timer starts after  $V_{DD}$  reaches  $V_{PORR}$ . POR and PORR with slow rising  $V_{DD}$  is shown in [Figure 4.2](#).

The Brown-Out Reset (BOR) circuit holds the device in reset when  $V_{DD}$  falls to a minimum level,  $V_{BOR}$  for longer than the BOR reset delay ( $t_{BORDC}$ ). After a BOR, when  $V_{DD}$  rises above  $V_{PORR}$ , the power-up timer is started again and must finish before reset is released, as shown in [Figure 4.2](#).




Figure 4.2 POR and PORR With Slow Rising  $V_{DD}$  and BOR with Falling  $V_{DD}$

## 4.3 Capacitive Touch Sensing

The CAP1208 contains eight (8) independent capacitive touch sensor inputs. Each sensor input has dynamic range to detect a change of capacitance due to a touch. Additionally, each sensor input can be configured to be automatically and routinely recalibrated.

### 4.3.1 Capacitive Touch Sensing Settings

Controls for managing capacitive touch sensor inputs are determined by the power state.

#### 4.3.1.1 Active State Sensing Settings

The Active state is used for normal operation. Sensor inputs being monitored are determined by the Sensor Input Enable Register (see [Section 5.7, "Sensor Input Enable Register"](#)). Sensitivity is controlled by the Sensitivity Control Register (see [Section 5.5, "Sensitivity Control Register"](#)). Averaging, sample time, and cycle time are controlled by the Averaging and Sampling Configuration Register (see [Section 5.10, "Averaging and Sampling Configuration Register"](#)). Each channel can have a separate touch detection threshold, as defined in the Sensor Input Threshold registers (see [Section 5.19, "Sensor Input Threshold Registers"](#)).

#### 4.3.1.2 Standby State Sensing Settings

The Standby state is used for standby operation. In general, fewer sensor inputs are enabled, and they are programmed to have more sensitivity. Sensor inputs being monitored are determined by the Standby Channel Register (see [Section 5.21, "Standby Channel Register"](#)). Sensitivity is controlled by the Standby Sensitivity Register (see [Section 5.23, "Standby Sensitivity Register"](#)). Averaging, sample time, and cycle time are controlled by the Averaging and Sampling Configuration Register (see [Section 5.22, "Standby Configuration Register"](#)). There is one touch detection threshold, which applies to all sensors enabled in Standby, as defined in the Standby Threshold Register (see [Section 5.24, "Standby Threshold Register"](#)).

### 4.3.2 Sensing Cycle

Except when in Deep Sleep, the device automatically initiates a sensing cycle and repeats the cycle every time it finishes. The cycle polls through each enabled sensor input starting with CS1 and extending through CS8. As each capacitive touch sensor input is polled, its measurement is compared against a baseline "not touched" measurement. If the delta measurement is large enough to exceed the applicable threshold, a touch is detected and an interrupt can be generated (see [Section 4.8.2, "Capacitive Sensor Input Interrupt Behavior"](#)).

The sensing cycle time is programmable (see [Section 5.10, "Averaging and Sampling Configuration Register"](#) and [Section 5.22, "Standby Configuration Register"](#)). If all enabled inputs can be sampled in less than the cycle time, the device is placed into a lower power state for the remainder of the sensing cycle. If the number of active sensor inputs cannot be sampled within the specified cycle time, the cycle time is extended and the device is not placed in a lower power state.

## 4.4 Sensor Input Calibration

Calibration sets the Base Count Registers ([Section 5.25, "Sensor Input Base Count Registers"](#)) which contain the "not touched" values used for touch detection comparisons. Calibration automatically occurs after a power-on reset (POR), when sample time is changed, and whenever a sensor input is newly enabled (for example, when transitioning from a power state in which it was disabled to a power state in which it is enabled). During calibration, the analog sensing circuits are tuned to the capacitance of the untouched pad. Then, samples are taken from each sensor input so that a base count can be established. After calibration, the untouched delta counts are zero.

**APPLICATION NOTE:** During the calibration routine, the sensor inputs will not detect a press for up to 200ms and the Sensor Base Count Register values will be invalid. In addition, any press on the corresponding sensor pads will invalidate the calibration.

The host controller can force a calibration for selected sensor inputs at any time using the Calibration Activate and Status Register ([Section 5.11, "Calibration Activate and Status Register"](#)). When a bit is set, the corresponding capacitive touch sensor input will be calibrated (both analog and digital). The bit is automatically cleared once the calibration routine has successfully finished.

If analog calibration fails for a sensor input, the corresponding bit is not cleared in the Calibration Activate and Status Register, and the ACAL\_FAIL bit is set in the General Status Register (Section 5.2, "Status Registers"). An interrupt can be generated. Analog calibration will fail if a noise bit is set or if the calibration value is at the maximum or minimum value. If digital calibration fails to generate base counts for a sensor input in the operating range, which is  $\pm 12.5\%$  from the ideal base count (see Table 4.1), indicating the base capacitance is out of range, the corresponding BC\_OUTx bit is set in the Base Count Out of Limit Register (Section 5.17, "Base Count Out of Limit Register"), and the BC\_OUT bit is set in the General Status Register (Section 5.2, "Status Registers"). An interrupt can be generated. By default, when a base count is out of limit, analog calibration is repeated for the sensor input; alternatively, the sensor input can be sampled using the out of limit base count (Section 5.6, "Configuration Registers").

**Table 4.1 Ideal Base Counts**

IDEAL BASE COUNT	SAMPLE TIME
3,200	320us
6,400	640us
12,800	1.28ms
25,600	2.56ms

During normal operation there are various options for recalibrating the capacitive touch sensor inputs. Recalibration is a digital adjustment of the base counts so that the untouched delta count is zero. After a recalibration, if a sensor input's base count has shifted  $\pm 12.5\%$  from the ideal base count, a full calibration will be performed on the sensor input.

#### 4.4.1 Automatic Recalibration

Each sensor input is regularly recalibrated at a programmable rate (see CAL\_CFG[2:0] in Section 5.18, "Recalibration Configuration Register"). By default, the recalibration routine stores the average 64 previous measurements and periodically updates the base "not touched" setting for the capacitive touch sensor input.

**APPLICATION NOTE:** Automatic recalibration only works when the delta count is below the active sensor input threshold. It is disabled when a touch is detected.

#### 4.4.2 Negative Delta Count Recalibration

It is possible that the device loses sensitivity to a touch. This may happen as a result of a noisy environment, recalibration when the pad is touched but delta counts do not exceed the threshold, or other environmental changes. When this occurs, the base untouched sensor input may generate negative delta count values. The NEG\_DELTA\_CNT[1:0] bits (see Section 5.18, "Recalibration Configuration Register") can be set to force a recalibration after a specified number of consecutive negative delta readings. After a delayed recalibration (see Section 4.4.3, "Delayed Recalibration") the negative delta count recalibration can correct after the touch is released.

**APPLICATION NOTE:** During this recalibration, the device will not respond to touches.

#### 4.4.3 Delayed Recalibration

It is possible that a "stuck button" occurs when something is placed on a button which causes a touch to be detected for a long period. By setting the MAX\_DUR\_EN bit (see Section 5.6, "Configuration Registers"), a recalibration can be forced when a touch is held on a button for longer than the duration specified in the MAX\_DUR[3:0] bits (see Section 5.8, "Sensor Input Configuration Register").

**Datasheet**

**Note 4.1** Delayed recalibration only works when the delta count is above the active sensor input threshold. If enabled, it is invoked when a sensor pad touch is held longer than the MAX\_DUR bit settings.

**Note 4.2** For the power button, which requires that the button be held longer than a regular button, the time specified by the MAX\_DUR[3:0] bits is added to the time required to trigger the qualifying event. This will prevent the power button from being recalibrated during the time it is supposed to be held.

## 4.5 Power Button

The CAP1208 has a “power button” feature. In general, buttons are set for quick response to a touch, especially when buttons are used for number keypads. However, there are cases where a quick response is not desired, such as when accidentally brushing the power button causes a device to turn off or on unexpectedly.

The power button feature allows a sensor input to be designated as the “power button” (see [Section 5.26, "Power Button Register"](#)). The power button is configured so that a touch must be held on the button for a designated period of time before an interrupt is generated; different times can be selected for the Standby and the Active states (see [Section 5.27, "Power Button Configuration Register"](#)). The feature can also be enabled / disabled for both states separately.

**APPLICATION NOTE:** For the power button feature to work in the Standby and/or Active states, the sensor input must be enabled in the applicable state.

After the designated power button has been held for the designated time, an interrupt is generated and the PWR bit is set in the General Status Register (see [Section 5.2, "Status Registers"](#)).

## 4.6 Multiple Touch Pattern Detection

The multiple touch pattern (MTP) detection circuitry can be used to detect lid closure or other similar events. An event can be flagged based on either a minimum number of sensor inputs or on specific sensor inputs simultaneously exceeding an MTP threshold or having their Noise Flag Status Register bits set. An interrupt can also be generated. During an MTP event, all touches are blocked (see [Section 5.15, "Multiple Touch Pattern Configuration Register"](#)).

## 4.7 Noise Controls

### 4.7.1 Low Frequency Noise Detection

Each sensor input has a low frequency noise detector that will sense if low frequency noise is injected onto the input with sufficient power to corrupt the readings. By default, if this occurs, the device will reject the corrupted sample (see DIS\_ANA\_NOISE bit in [Section 5.6.1, "Configuration - 20h"](#)) and the corresponding bit is set to a logic '1' in the Noise Flag Status register (see SHOW\_RF\_NOISE bit in [Section 5.6.2, "Configuration 2 - 44h"](#)).

### 4.7.2 RF Noise Detection

Each sensor input contains an integrated RF noise detector. This block will detect injected RF noise on the CS pin. The detector threshold is dependent upon the noise frequency. By default, if RF noise is detected on a CS line, that sample is removed and not compared against the threshold (see DIS\_RF\_NOISE bit in [Section 5.6.2, "Configuration 2 - 44h"](#)).

### 4.7.3 Noise Status and Configuration

The Noise Flag Status (see [Section 5.3, "Noise Flag Status Registers"](#)) bits can be used to indicate RF and/or other noise. If the SHOW\_RF\_NOISE bit in the Configuration Register (see [Section 5.6,](#)

"[Configuration Registers](#)") is set to 0, the Noise Flag Status bit for the capacitive sensor input is set if any analog noise is detected. If the SHOW\_RF\_NOISE bit is set to 1, the Noise Flag Status bits will only be set if RF noise is detected.

The CAP1208 offers optional noise filtering controls for both analog and digital noise.

For analog noise, there are options for whether the data should be considered invalid. By default, the DIS\_ANA\_NOISE bit (see [Section 5.6.1, "Configuration - 20h"](#)) will block a touch on a sensor input if low frequency analog noise is detected; the sample is discarded. By default, the DIS\_RF\_NOISE bit (see [Section 5.6.2, "Configuration 2 - 44h"](#)) will block a touch on a sensor input if RF noise is detected; the sample is discarded.

For digital noise, sensor input noise thresholds can be set (see [Section 5.20, "Sensor Input Noise Threshold Register"](#)). If a capacitive touch sensor input exceeds the Sensor Noise Threshold but does not exceed the touch threshold (Sensor Threshold (see [Section 5.19, "Sensor Input Threshold Registers"](#)) in the Active state or Sensor Standby Threshold in the Standby state ([Section 5.24, "Standby Threshold Register"](#))), it is determined to be caused by a noise spike. The DIS\_DIG\_NOISE bit (see [Section 5.6.1, "Configuration - 20h"](#)) can be set to discard samples that indicate a noise spike so they are not used in the automatic recalibration routine (see [Section 4.4.1, "Automatic Recalibration"](#)).

## 4.8 Interrupts

Interrupts are indicated by the setting of the INT bit in the Main Control Register (see [Section 5.1, "Main Control Register"](#)) and by assertion of the ALERT# pin. The ALERT# pin is cleared when the INT bit is cleared by the user. When the INT bit is cleared by the user, status bits may be cleared (see [Section 5.2, "Status Registers"](#)).

### 4.8.1 ALERT# Pin

The ALERT# pin is an active low output that is driven when an interrupt event is detected.

### 4.8.2 Capacitive Sensor Input Interrupt Behavior

Each sensor input can be programmed to enable / disable interrupts (see [Section 5.12, "Interrupt Enable Register"](#)).

When enabled for a sensor input and the sensor input is not the designated power button, interrupts are generated in one of two ways:

1. An interrupt is generated when a touch is detected and, as a user selectable option, when a release is detected (by default - see INT\_REL\_n in [Section 5.6.2, "Configuration 2 - 44h"](#)). See [Figure 4.4](#).
2. If the repeat rate is enabled then, so long as the touch is held, another interrupt will be generated based on the programmed repeat rate (see [Figure 4.3](#)).

When the repeat rate is enabled for a sensor input (see [Section 5.13, "Repeat Rate Enable Register"](#)), the device uses an additional control called MPRESS that determines whether a touch is flagged as a simple "touch" or a "press and hold" (see [Section 5.9, "Sensor Input Configuration 2 Register"](#)). The MPRESS[3:0] bits set a minimum press timer. When the button is touched, the timer begins. If the sensor pad is released before the minimum press timer expires, it is flagged as a touch and an interrupt (if enabled) is generated upon release. If the sensor input detects a touch for longer than this timer value, it is flagged as a "press and hold" event. So long as the touch is held, interrupts will be generated at the programmed repeat rate (see [Section 5.8, "Sensor Input Configuration Register"](#)) and upon release (if enabled).

If a sensor input is the designated power button, an interrupt is not generated as soon as a touch is detected and repeat rate is not applicable. See [Section 4.8.3, "Interrupts for the Power Button"](#).



Datasheet

**APPLICATION NOTE:** Figure 4.3 and Figure 4.4 show default operation which is to generate an interrupt upon sensor pad release.

**APPLICATION NOTE:** The host may need to poll the device twice to determine that a release has been detected.




Figure 4.3 Sensor Interrupt Behavior - Repeat Rate Enabled




Figure 4.4 Sensor Interrupt Behavior - No Repeat Rate Enabled

### 4.8.3 Interrupts for the Power Button

Interrupts are automatically enabled for the power button when the feature is enabled (see Section 4.5, "Power Button"). A touch must be held on the power button for the designated period of time before an interrupt is generated.

#### 4.8.4 Interrupts for Multiple Touch Pattern Detection

An interrupt can be generated when the MTP pattern is matched (see [Section 5.15, "Multiple Touch Pattern Configuration Register"](#)).

#### 4.8.5 Interrupts for Sensor Input Calibration Failures

An interrupt can be generated when the ACAL\_FAIL bit is set, indicating the failure to complete analog calibration of one or more sensor inputs (see [Section 5.2, "Status Registers"](#)). This interrupt can be enabled by setting the ACAL\_FAIL\_INT bit (see [Section 5.6, "Configuration Registers"](#)).

An interrupt can be generated when the BC\_OUT bit is set, indicating the base count is out of limit for one or more sensor inputs (see [Section 5.2, "Status Registers"](#)). This interrupt can be enabled by setting the BC\_OUT\_INT bit (see [Section 5.6, "Configuration Registers"](#)).

#### 4.8.6 Interrupts for Reset

When the CAP1208 comes out of reset, an interrupt is generated, and the RESET bit is set.

## Chapter 5 Register Description

The registers shown in [Table 5.1](#) are accessible through the communications protocol. An entry of '-' indicates that the bit is not used and will always read '0'.

**Table 5.1 Register Set in Hexadecimal Order**

REGISTER ADDRESS	R/W	REGISTER NAME	FUNCTION	DEFAULT VALUE	PAGE
00h	R/W	Main Control	Controls power states and indicates an interrupt	00h	<a href="#">Page 30</a>
02h	R/W	General Status	Stores general status bits	00h	<a href="#">Page 31</a>
03h	R	Sensor Input Status	Returns the state of the sampled capacitive touch sensor inputs	00h	<a href="#">Page 31</a>
0Ah	R	Noise Flag Status	Stores the noise flags for sensor inputs	00h	<a href="#">Page 32</a>
10h	R	Sensor Input 1 Delta Count	Stores the delta count for CS1	00h	<a href="#">Page 33</a>
11h	R	Sensor Input 2 Delta Count	Stores the delta count for CS2	00h	<a href="#">Page 33</a>
12h	R	Sensor Input 3 Delta Count	Stores the delta count for CS3	00h	<a href="#">Page 33</a>
13h	R	Sensor Input 4 Delta Count	Stores the delta count for CS4	00h	<a href="#">Page 33</a>
14h	R	Sensor Input 5 Delta Count	Stores the delta count for CS5	00h	<a href="#">Page 33</a>
15h	R	Sensor Input 6 Delta Count	Stores the delta count for CS6	00h	<a href="#">Page 33</a>
16h	R	Sensor Input 7 Delta Count	Stores the delta count for CS7	00h	<a href="#">Page 33</a>
17h	R	Sensor Input 8 Delta Count	Stores the delta count for CS8	00h	<a href="#">Page 33</a>
1Fh	R/W	Sensitivity Control	Controls the sensitivity of the threshold and delta counts and data scaling of the base counts	2Fh	<a href="#">Page 33</a>
20h	R/W	Configuration	Controls general functionality	20h	<a href="#">Page 35</a>
21h	R/W	Sensor Input Enable	Controls which sensor inputs are monitored in Active	FFh	<a href="#">Page 37</a>
22h	R/W	Sensor Input Configuration	Controls max duration and auto-repeat delay	A4h	<a href="#">Page 37</a>
23h	R/W	Sensor Input Configuration 2	Controls the MPRESS ("press and hold") setting	07h	<a href="#">Page 39</a>
24h	R/W	Averaging and Sampling Config	Controls averaging and sampling window for Active	39h	<a href="#">Page 40</a>

Table 5.1 Register Set in Hexadecimal Order (continued)

REGISTER ADDRESS	R/W	REGISTER NAME	FUNCTION	DEFAULT VALUE	PAGE
26h	R/W	Calibration Activate and Status	Forces calibration for capacitive touch sensor inputs and indicates calibration failure	00h	<a href="#">Page 42</a>
27h	R/W	Interrupt Enable	Determines which capacitive sensor inputs can generate interrupts	FFh	<a href="#">Page 43</a>
28h	R/W	Repeat Rate Enable	Enables repeat rate for specific sensor inputs	FFh	<a href="#">Page 43</a>
2Ah	R/W	Multiple Touch Configuration	Determines the number of simultaneous touches to flag a multiple touch condition	80h	<a href="#">Page 44</a>
2Bh	R/W	Multiple Touch Pattern Configuration	Determines the multiple touch pattern (MTP) configuration	00h	<a href="#">Page 45</a>
2Dh	R/W	Multiple Touch Pattern	Determines the pattern or number of sensor inputs used by the MTP circuitry	FFh	<a href="#">Page 46</a>
2Eh	R	Base Count Out of Limit	Indicates whether sensor inputs have a base count out of limit	00h	<a href="#">Page 47</a>
2Fh	R/W	Recalibration Configuration	Determines recalibration timing and sampling window	8Ah	<a href="#">Page 48</a>
30h	R/W	Sensor Input 1 Threshold	Stores the touch detection threshold for Active for CS1	40h	<a href="#">Page 49</a>
31h	R/W	Sensor Input 2 Threshold	Stores the touch detection threshold for Active for CS2	40h	<a href="#">Page 49</a>
32h	R/W	Sensor Input 3 Threshold	Stores the touch detection threshold for Active for CS3	40h	<a href="#">Page 49</a>
33h	R/W	Sensor Input 4 Threshold	Stores the touch detection threshold for Active for CS4	40h	<a href="#">Page 49</a>
34h	R/W	Sensor Input 5 Threshold	Stores the touch detection threshold for Active for CS5	40h	<a href="#">Page 49</a>
35h	R/W	Sensor Input 6 Threshold	Stores the touch detection threshold for Active for CS6	40h	<a href="#">Page 49</a>
36h	R/W	Sensor Input 7 Threshold	Stores the touch detection threshold for Active for CS7	40h	<a href="#">Page 50</a>
37h	R/W	Sensor Input 8 Threshold	Stores the touch detection threshold for Active for CS8	40h	
38h	R/W	Sensor Input Noise Threshold	Stores controls for selecting the noise threshold for all sensor inputs	01h	<a href="#">Page 50</a>
Standby Configuration Registers					
40h	R/W	Standby Channel	Controls which sensor inputs are enabled for Standby	00h	<a href="#">Page 51</a>
41h	R/W	Standby Configuration	Controls averaging and sensing cycle time for Standby	39h	<a href="#">Page 51</a>

Table 5.1 Register Set in Hexadecimal Order (continued)

REGISTER ADDRESS	R/W	REGISTER NAME	FUNCTION	DEFAULT VALUE	PAGE
42h	R/W	Standby Sensitivity	Controls sensitivity settings used for Standby	02h	<a href="#">Page 53</a>
43h	R/W	Standby Threshold	Stores the touch detection threshold for Standby	40h	<a href="#">Page 54</a>
44h	R/W	Configuration 2	Stores additional configuration controls for the device	40h	<a href="#">Page 35</a>
Base Count Registers					
50h	R	Sensor Input 1 Base Count	Stores the reference count value for sensor input 1	C8h	<a href="#">Page 54</a>
51h	R	Sensor Input 2 Base Count	Stores the reference count value for sensor input 2	C8h	<a href="#">Page 54</a>
52h	R	Sensor Input 3 Base Count	Stores the reference count value for sensor input 3	C8h	<a href="#">Page 54</a>
53h	R	Sensor Input 4 Base Count	Stores the reference count value for sensor input 4	C8h	<a href="#">Page 54</a>
54h	R	Sensor Input 5 Base Count	Stores the reference count value for sensor input 5	C8h	<a href="#">Page 54</a>
55h	R	Sensor Input 6 Base Count	Stores the reference count value for sensor input 6	C8h	<a href="#">Page 54</a>
56h	R	Sensor Input 7 Base Count	Stores the reference count value for sensor input 7	C8h	<a href="#">Page 54</a>
57h	R	Sensor Input 8 Base Count	Stores the reference count value for sensor input 8	C8h	<a href="#">Page 54</a>
Power Button Registers					
60h	R/W	Power Button	Specifies the power button	00h	<a href="#">Page 55</a>
61h	R/W	Power Button Configuration	Configures the power button feature	22h	<a href="#">Page 55</a>
Calibration Registers					
B1h	R	Sensor Input 1 Calibration	Stores the upper 8-bit calibration value for CS1	00h	<a href="#">Page 56</a>
B2h	R	Sensor Input 2 Calibration	Stores the upper 8-bit calibration value for CS2	00h	<a href="#">Page 56</a>
B3h	R	Sensor Input 3 Calibration	Stores the upper 8-bit calibration value for CS3	00h	<a href="#">Page 56</a>
B4h	R	Sensor Input 4 Calibration	Stores the upper 8-bit calibration value for CS4	00h	<a href="#">Page 56</a>
B5h	R	Sensor Input 5 Calibration	Stores the upper 8-bit calibration value for CS5	00h	<a href="#">Page 56</a>
B6h	R	Sensor Input 6 Calibration	Stores the upper 8-bit calibration value for CS6	00h	<a href="#">Page 56</a>

Table 5.1 Register Set in Hexadecimal Order (continued)

REGISTER ADDRESS	R/W	REGISTER NAME	FUNCTION	DEFAULT VALUE	PAGE
B7h	R	Sensor Input 7 Calibration	Stores the upper 8-bit calibration value for CS7	00h	<a href="#">Page 56</a>
B8h	R	Sensor Input 8 Calibration	Stores the upper 8-bit calibration value for CS8	00h	<a href="#">Page 56</a>
B9h	R	Sensor Input Calibration LSB 1	Stores the 2 LSBs of the calibration value for CS1 - CS4	00h	<a href="#">Page 56</a>
BAh	R	Sensor Input Calibration LSB 2	Stores the 2 LSBs of the calibration value for CS5 - CS8	00h	<a href="#">Page 56</a>
ID Registers					
FDh	R	Product ID	Stores a fixed value that identifies the CAP1208	6Bh	<a href="#">Page 57</a>
FEh	R	Manufacturer ID	Stores a fixed value that identifies MCHP	5Dh	<a href="#">Page 57</a>
FFh	R	Revision	Stores a fixed value that represents the revision number	00h	<a href="#">Page 57</a>

During power-on reset (POR), the default values are stored in the registers. A POR is initiated when power is first applied to the part and the voltage on the VDD supply surpasses the POR level as specified in the electrical characteristics.

When a bit is “set”, this means it’s at a logic ‘1’. When a bit is “cleared”, this means it’s at a logic ‘0’.

## 5.1 Main Control Register

Table 5.2 Main Control Register

ADDR	R/W	REGISTER	B7	B6	B5	B4	B3	B2	B1	B0	DEFAULT
00h	R/W	Main Control	-	-	STBY	DSLEEP	-	-	-	INT	00h

The Main Control register controls the primary power state of the device (see [Section 4.1, "Power States"](#)).

Bit 5 - STBY - Enables Standby.

- '0' (default) - The device is not in the Standby state.
- '1' - The device is in the Standby state. Capacitive touch sensor input scanning is limited to the sensor inputs set in the Standby Channel register (see [Section 5.21, "Standby Channel Register"](#)). The status registers will not be cleared until read. Sensor inputs that are no longer sampled will flag a release and then remain in a non-touched state.

Bit 4 - DSLEEP - Enables Deep Sleep.

- '0' (default) - The device is not in the Deep Sleep state.
- '1' - The device is in the Deep Sleep state. All sensor input scanning is disabled. The status registers are automatically cleared and the INT bit is cleared. When this bit is set, the STBY bit has no effect.

## Datasheet

Bit 0 - INT - Indicates that there is an interrupt (see [Section 4.8, "Interrupts"](#)). When this bit is set, it asserts the ALERT# pin. If a channel detects a touch but interrupts are not enabled for that channel (see [Section 5.12, "Interrupt Enable Register"](#)), no action is taken. This bit is cleared by writing a logic '0' to it. When this bit is cleared, the ALERT# pin will be deasserted, and all status registers will be cleared if the condition has been removed.

- '0' - No interrupt pending.
- '1' - An interrupt condition occurred, and the ALERT# pin has been asserted.

## 5.2 Status Registers

**Table 5.3 Status Registers**

ADDR	R/W	REGISTER	B7	B6	B5	B4	B3	B2	B1	B0	DEFAULT
02h	R	General Status	-	BC_OUT	ACAL_FAIL	PWR	RESET	MULT	MTP	TOUCH	00h
03h	R	Sensor Input Status	CS8	CS7	CS6	CS5	CS4	CS3	CS2	CS1	00h

All status bits are cleared when the device enters Deep Sleep (DSLEEP = '1' - see [Section 5.1, "Main Control Register"](#)).

### 5.2.1 General Status - 02h

Bit 6 - BC\_OUT - Indicates that the base count is out of limit for one or more enabled sensor inputs (see [Section 4.4, "Sensor Input Calibration"](#)). This bit will not be cleared until all enabled sensor inputs have base counts within the limit.

- '0' - All enabled sensor inputs have base counts in the operating range.
- '1' - One or more enabled sensor inputs has the base count out of limit. A status bit is set in the Base Count Out of Limit Register (see [Section 5.17, "Base Count Out of Limit Register"](#)).

Bit 5 - ACAL\_FAIL - Indicates analog calibration failure for one or more enabled sensor inputs (see [Section 4.4, "Sensor Input Calibration"](#)). This bit will not be cleared until all enabled sensor inputs have successfully completed analog calibration.

- '0' - All enabled sensor inputs were successfully calibrated.
- '1' - One or more enabled sensor inputs failed analog calibration. A status bit is set in the Calibration Active Register (see [Section 5.11, "Calibration Activate and Status Register"](#)).

Bit 4 - PWR - Indicates that the designated power button has been held for the designated time (see [Section 4.5, "Power Button"](#)). This bit will cause the INT bit to be set. This bit is cleared when the INT bit is cleared if there is no longer a touch on the power button.

- '0' - The power button has not been held for the required time or is not enabled.
- '1' - The power button has been held for the required time.

Bit 3 - RESET - Indicates that the device has come out of reset. This bit is set when the device exits a POR state. This bit will cause the INT bit to be set and is cleared when the INT bit is cleared.

Bit 2 - MULT - Indicates that the device is blocking detected touches due to the Multiple Touch detection circuitry (see [Section 5.14, "Multiple Touch Configuration Register"](#)). This bit will not cause the INT bit to be set and hence will not cause an interrupt.

Bit 1 - MTP - Indicates that the device has detected a number of sensor inputs that exceed the MTP threshold either via the pattern recognition or via the number of sensor inputs (see [Section 5.15, "Multiple Touch Pattern Configuration Register"](#)). This bit will cause the INT bit to be set if the

MTP\_ALERT bit is also set. This bit is cleared when the INT bit is cleared if the condition that caused it to be set has been removed.

Bit 0 - TOUCH - Indicates that a touch was detected. This bit is set if any bit in the Sensor Input Status register is set.

### 5.2.2 Sensor Input Status - 03h

The Sensor Input Status Register stores status bits that indicate a touch has been detected. A value of '0' in any bit indicates that no touch has been detected. A value of '1' in any bit indicates that a touch has been detected.

All bits are cleared when the INT bit is cleared and if a touch on the respective capacitive touch sensor input is no longer present. If a touch is still detected, the bits will not be cleared (but this will not cause the interrupt to be asserted).

Bit 7 - CS8 - Indicates that a touch was detected on Sensor Input 8.

Bit 6 - CS7 - Indicates that a touch was detected on Sensor Input 7.

Bit 5 - CS6 - Indicates that a touch was detected on Sensor Input 6.

Bit 4 - CS5 - Indicates that a touch was detected on Sensor Input 5.

Bit 3 - CS4 - Indicates that a touch was detected on Sensor Input 4.

Bit 2 - CS3 - Indicates that a touch was detected on Sensor Input 3.

Bit 1 - CS2 - Indicates that a touch was detected on Sensor Input 2.

Bit 0 - CS1 - Indicates that a touch was detected on Sensor Input 1.

## 5.3 Noise Flag Status Registers

Table 5.4 Noise Flag Status Registers

ADDR	R/W	REGISTER	B7	B6	B5	B4	B3	B2	B1	B0	DEFAULT
0Ah	R	Noise Flag Status	CS8_NOISE	CS7_NOISE	CS6_NOISE	CS5_NOISE	CS4_NOISE	CS3_NOISE	CS2_NOISE	CS1_NOISE	00h

The Noise Flag Status registers store status bits that can be used to indicate that the analog block detected noise above the operating region of the analog detector or the RF noise detector (see [Section 4.7.3, "Noise Status and Configuration"](#)). These bits indicate that the most recently received data from the sensor input is invalid and should not be used for touch detection. So long as the bit is set for a particular channel, the delta count value is reset to 00h and thus no touch is detected.

These bits are not sticky and will be cleared automatically if the analog block does not report a noise error.

**APPLICATION NOTE:** If the MTP detection circuitry is enabled, these bits count as sensor inputs above the MTP threshold (see [Section 4.6, "Multiple Touch Pattern Detection"](#)) even if the corresponding delta count is not. If the corresponding delta count also exceeds the MTP threshold, it is not counted twice.

**APPLICATION NOTE:** Regardless of the state of the Noise Status bits, if low frequency noise is detected on a sensor input, that sample will be discarded unless the DIS\_ANA\_NOISE bit is set. As well, if RF noise is detected on a sensor input, that sample will be discarded unless the DIS\_RF\_NOISE bit is set.



## 5.4 Sensor Input Delta Count Registers

Table 5.5 Sensor Input Delta Count Registers

ADDR	R/W	REGISTER	B7	B6	B5	B4	B3	B2	B1	B0	DEFAULT
10h	R	Sensor Input 1 Delta Count	Sign	64	32	16	8	4	2	1	00h
11h	R	Sensor Input 2 Delta Count	Sign	64	32	16	8	4	2	1	00h
12h	R	Sensor Input 3 Delta Count	Sign	64	32	16	8	4	2	1	00h
13h	R	Sensor Input 4 Delta Count	Sign	64	32	16	8	4	2	1	00h
14h	R	Sensor Input 5 Delta Count	Sign	64	32	16	8	4	2	1	00h
15h	R	Sensor Input 6 Delta Count	Sign	64	32	16	8	4	2	1	00h
16h	R	Sensor Input 7 Delta Count	Sign	64	32	16	8	4	2	1	00h
17h	R	Sensor Input 8 Delta Count	Sign	64	32	16	8	4	2	1	00h

The Sensor Input Delta Count registers store the delta count that is compared against the threshold used to determine if a touch has been detected. The count value represents a change in input due to the capacitance associated with a touch on one of the sensor inputs and is referenced to a calibrated base “not touched” count value. The delta is an instantaneous change and is updated once per sensor input per sensing cycle (see [Section 4.3.2, "Sensing Cycle"](#)).

The value presented is a standard 2's complement number. In addition, the value is capped at a value of 7Fh. A reading of 7Fh indicates that the sensitivity settings are too high and should be adjusted accordingly (see [Section 5.5](#)).

The value is also capped at a negative value of 80h for negative delta counts which may result upon a release.

## 5.5 Sensitivity Control Register

Table 5.6 Sensitivity Control Register

ADDR	R/W	REGISTER	B7	B6	B5	B4	B3	B2	B1	B0	DEFAULT
1Fh	R/W	Sensitivity Control	-	DELTA_SENSE[2:0]			BASE_SHIFT[3:0]				2Fh

The Sensitivity Control register controls the sensitivity of a touch detection.

Bits 6-4 DELTA\_SENSE[2:0] - Controls the sensitivity of a touch detection for sensor inputs enabled in the Active state. The sensitivity settings act to scale the relative delta count value higher or lower based on the system parameters. A setting of 000b is the most sensitive while a setting of 111b is the least sensitive. At the more sensitive settings, touches are detected for a smaller delta capacitance

corresponding to a “lighter” touch. These settings are more sensitive to noise, however, and a noisy environment may flag more false touches with higher sensitivity levels.

**APPLICATION NOTE:** A value of 128x is the most sensitive setting available. At the most sensitive settings, the MSB of the Delta Count register represents 64 out of ~25,000 which corresponds to a touch of approximately 0.25% of the base capacitance (or a  $\Delta C$  of 25fF from a 10pF base capacitance). Conversely, a value of 1x is the least sensitive setting available. At these settings, the MSB of the Delta Count register corresponds to a delta count of 8192 counts out of ~25,000 which corresponds to a touch of approximately 33% of the base capacitance (or a  $\Delta C$  of 3.33pF from a 10pF base capacitance).

**Table 5.7 DELTA\_SENSE Bit Decode**

DELTA_SENSE[2:0]			SENSITIVITY MULTIPLIER
2	1	0	
0	0	0	128x (most sensitive)
0	0	1	64x
0	1	0	32x (default)
0	1	1	16x
1	0	0	8x
1	0	1	4x
1	1	0	2x
1	1	1	1x - (least sensitive)

Bits 3 - 0 - BASE\_SHIFT[3:0] - Controls the scaling and data presentation of the Base Count registers. The higher the value of these bits, the larger the range and the lower the resolution of the data presented. The scale factor represents the multiplier to the bit-weighting presented in these register descriptions.

**APPLICATION NOTE:** The BASE\_SHIFT[3:0] bits normally do not need to be updated. These settings will not affect touch detection or sensitivity. These bits are sometimes helpful in analyzing the Cap Sensing board performance and stability.

**Table 5.8 BASE\_SHIFT Bit Decode**

BASE_SHIFT[3:0]				DATA SCALING FACTOR
3	2	1	0	
0	0	0	0	1x
0	0	0	1	2x
0	0	1	0	4x
0	0	1	1	8x
0	1	0	0	16x
0	1	0	1	32x

Table 5.8 BASE\_SHIFT Bit Decode (continued)

BASE_SHIFT[3:0]				DATA SCALING FACTOR
3	2	1	0	
0	1	1	0	64x
0	1	1	1	128x
1	0	0	0	256x
All others				256x (default = 1111b)

## 5.6 Configuration Registers

Table 5.9 Configuration Registers

ADDR	R/W	REGISTER	B7	B6	B5	B4	B3	B2	B1	B0	DEFAULT
20h	R/W	Configuration	TIME OUT	-	DIS_ DIG_ NOISE	DIS_ ANA_ NOISE	MAX_ DUR_ EN	-	-	-	20h
44h	R/W	Configuration 2	-	BC_ OUT_ RECAL	BLK_ PWR_ CTRL	BC_ OUT_ INT	SHOW_ RF_ NOISE	DIS_ RF_ NOISE	ACAL_ FAIL_ _INT	INT_ REL_ n	40h

The Configuration registers control general global functionality that affects the entire device.

### 5.6.1 Configuration - 20h

Bit 7 - TIMEOUT - Enables the timeout and idle functionality of the SMBus protocol.

- '0' (default) - The SMBus timeout and idle functionality are disabled. The SMBus interface will not time out if the clock line is held low. Likewise, it will not reset if both the data and clock lines are held high for longer than 200us.
- '1' - The SMBus timeout and idle functionality are enabled. The SMBus interface will reset if the clock line is held low for longer than 30ms. Likewise, it will reset if both the data and clock lines are held high for longer than 200us.

Bit 5 - DIS\_DIG\_NOISE - Determines whether the digital noise threshold (see [Section 5.20, "Sensor Input Noise Threshold Register"](#)) is used by the device. Setting this bit disables the feature.

- '0' - The digital noise threshold is used. If a delta count value exceeds the noise threshold but does not exceed the touch threshold, the sample is discarded and not used for the automatic recalibration routine.
- '1' (default) - The noise threshold is disabled. Any delta count that is less than the touch threshold is used for the automatic recalibration routine.

Bit 4 - DIS\_ANA\_NOISE - Determines whether the analog noise filter is enabled. Setting this bit disables the feature.

- '0' (default) - If low frequency noise is detected by the analog block, the delta count on the corresponding channel is set to 0. Note that this does not require that Noise Status bits be set.
- '1' - A touch is not blocked even if low frequency noise is detected.

Bit 3 - MAX\_DUR\_EN - Determines whether the maximum duration recalibration is enabled.

- '0' (default) - The maximum duration recalibration functionality is disabled. A touch may be held indefinitely and no recalibration will be performed on any sensor input.
- '1' - The maximum duration recalibration functionality is enabled. If a touch is held for longer than the MAX\_DUR bit settings (see [Section 5.8](#)), the recalibration routine will be restarted (see [Section 4.4.3, "Delayed Recalibration"](#)).

## 5.6.2 Configuration 2 - 44h

Bit 6 - BC\_OUT\_RECAL - Controls whether to retry analog calibration when the base count is out of limit for one or more sensor inputs.

- '0' - When the BC\_OUTx bit is set for a sensor input, the out of limit base count will be used for the sensor input.
- '1' (default) - When the BC\_OUTx bit is set for a sensor input (see [Section 5.17, "Base Count Out of Limit Register"](#)), analog calibration will be repeated on the sensor input.

Bit 5 - BLK\_PWR\_CTRL - Determines whether the device will reduce power consumption while waiting between conversion time completion and the end of the sensing cycle.

- '0' (default) - The device will reduce power consumption during the time between the end of the last conversion and the end of the sensing cycle.
- '1' - The device will not reduce power consumption during the time between the end of the last conversion and the end of the sensing cycle.

Bit 4 - BC\_OUT\_INT - Controls the interrupt behavior when the base count is out of limit for one or more sensor inputs.

- '0' (default) - An interrupt is not generated when the BC\_OUT bit is set (see [Section 5.2, "Status Registers"](#)).
- '1' - An interrupt is generated when the BC\_OUT bit is set.

Bit 3 - SHOW\_RF\_NOISE - Determines whether the Noise Status bits will show RF Noise as the only input source.

- '0' (default) - The Noise Status registers will show both RF noise and low frequency noise if either is detected on a capacitive touch sensor input.
- '1' - The Noise Status registers will only show RF noise if it is detected on a capacitive touch sensor input. Low frequency noise will still be detected and touches will be blocked normally; however, the status bits will not be updated.

Bit 2 - DIS\_RF\_NOISE - Determines whether the RF noise filter is enabled. Setting this bit disables the feature.

- '0' (default) - If RF noise is detected by the analog block, the delta count on the corresponding channel is set to 0. Note that this does not require that Noise Status bits be set.
- '1' - A touch is not blocked even if RF noise is detected.

Bit 1 - ACAL\_FAIL\_INT - Controls the interrupt behavior when analog calibration fails for one or more sensor inputs (see [Section 4.4, "Sensor Input Calibration"](#)).

- '0' (default) - An interrupt is not generated when the ACAL\_FAIL bit is set (see [Section 5.2, "Status Registers"](#)).
- '1' - An interrupt is generated when the ACAL\_FAIL bit is set

Bit 0 - INT\_REL\_n - Controls the interrupt behavior when a release is detected on a button (see [Section 4.8.2, "Capacitive Sensor Input Interrupt Behavior"](#)).

- '0' (default) - An interrupt is generated when a press is detected and again when a release is detected and at the repeat rate (if enabled - see [Section 5.13](#)).
- '1' - An interrupt is generated when a press is detected and at the repeat rate but not when a release is detected.

## 5.7 Sensor Input Enable Register

Table 5.10 Sensor Input Enable Register

ADDR	R/W	REGISTER	B7	B6	B5	B4	B3	B2	B1	B0	DEFAULT
21h	R/W	Sensor Input Enable	CS8_EN	CS7_EN	CS6_EN	CS5_EN	CS4_EN	CS3_EN	CS2_EN	CS1_EN	FFh

The Sensor Input Enable register determines whether a capacitive touch sensor input is included in the sensing cycle in the Active state.

For all bits in this register:

- '0' - The specified input is not included in the sensing cycle in the Active state.
- '1' (default) - The specified input is included in the sensing cycle in the Active state.

Bit 7 - CS8\_EN - Determines whether the CS8 input is monitored in the Active state.

Bit 6 - CS7\_EN - Determines whether the CS7 input is monitored in the Active state.

Bit 5 - CS6\_EN - Determines whether the CS6 input is monitored in the Active state.

Bit 4 - CS5\_EN - Determines whether the CS5 input is monitored in the Active state.

Bit 3 - CS4\_EN - Determines whether the CS4 input is monitored in the Active state.

Bit 2 - CS3\_EN - Determines whether the CS3 input is monitored in the Active state.

Bit 1 - CS2\_EN - Determines whether the CS2 input is monitored in the Active state.

Bit 0 - CS1\_EN - Determines whether the CS1 input is monitored in the Active state.

## 5.8 Sensor Input Configuration Register

Table 5.11 Sensor Input Configuration Register

ADDR	R/W	REGISTER	B7	B6	B5	B4	B3	B2	B1	B0	DEFAULT
22h	R/W	Sensor Input Configuration	MAX_DUR[3:0]				RPT_RATE[3:0]				A4h

The Sensor Input Configuration Register controls timings associated with the capacitive sensor inputs.

Bits 7 - 4 - MAX\_DUR[3:0] - (default 1010b) - Determines the maximum time that a sensor pad is allowed to be touched until the capacitive touch sensor input is recalibrated (see [Section 4.4.3, "Delayed Recalibration"](#)), as shown in [Table 5.12](#).

Table 5.12 MAX\_DUR Bit Decode

MAX_DUR[3:0]				TIME BEFORE RECALIBRATION
3	2	1	0	
0	0	0	0	560ms
0	0	0	1	840ms

Table 5.12 MAX\_DUR Bit Decode (continued)

MAX_DUR[3:0]				TIME BEFORE RECALIBRATION
3	2	1	0	
0	0	1	0	1120ms
0	0	1	1	1400ms
0	1	0	0	1680ms
0	1	0	1	2240ms
0	1	1	0	2800ms
0	1	1	1	3360ms
1	0	0	0	3920ms
1	0	0	1	4480ms
1	0	1	0	5600ms (default)
1	0	1	1	6720ms
1	1	0	0	7840ms
1	1	0	1	8906ms
1	1	1	0	10080ms
1	1	1	1	11200ms

Bits 3 - 0 - RPT\_RATE[3:0] - (default 0100b) Determines the time duration between interrupt assertions when auto repeat is enabled (see [Section 4.8.2, "Capacitive Sensor Input Interrupt Behavior"](#)). The resolution is 35ms and the range is from 35ms to 560ms as shown in [Table 5.13](#).

Table 5.13 RPT\_RATE Bit Decode

RPT_RATE[3:0]				INTERRUPT REPEAT RATE
3	2	1	0	
0	0	0	0	35ms
0	0	0	1	70ms
0	0	1	0	105ms
0	0	1	1	140ms
0	1	0	0	175ms (default)
0	1	0	1	210ms
0	1	1	0	245ms
0	1	1	1	280ms
1	0	0	0	315ms
1	0	0	1	350ms

Table 5.13 RPT\_RATE Bit Decode (continued)

RPT_RATE[3:0]				INTERRUPT REPEAT RATE
3	2	1	0	
1	0	1	0	385ms
1	0	1	1	420ms
1	1	0	0	455ms
1	1	0	1	490ms
1	1	1	0	525ms
1	1	1	1	560ms

## 5.9 Sensor Input Configuration 2 Register

Table 5.14 Sensor Input Configuration 2 Register

ADDR	R/W	REGISTER	B7	B6	B5	B4	B3	B2	B1	B0	DEFAULT
23h	R/W	Sensor Input Configuration 2	-	-	-	-	M_PRESS[3:0]			07h	

Bits 3 - 0 - M\_PRESS[3:0] - (default 0111b) - Determines the minimum amount of time that sensor inputs configured to use auto repeat must detect a sensor pad touch to detect a “press and hold” event (see [Section 4.8.2, "Capacitive Sensor Input Interrupt Behavior"](#)). If the sensor input detects a touch for longer than the M\_PRESS[3:0] settings, a “press and hold” event is detected. If a sensor input detects a touch for less than or equal to the M\_PRESS[3:0] settings, a touch event is detected.

The resolution is 35ms and the range is from 35ms to 560ms as shown in [Table 5.15](#).

Table 5.15 M\_PRESS Bit Decode

M_PRESS[3:0]				M_PRESS SETTINGS
3	2	1	0	
0	0	0	0	35ms
0	0	0	1	70ms
0	0	1	0	105ms
0	0	1	1	140ms
0	1	0	0	175ms
0	1	0	1	210ms
0	1	1	0	245ms
0	1	1	1	280ms (default)
1	0	0	0	315ms

Table 5.15 M\_PRESS Bit Decode (continued)

M_PRESS[3:0]				M_PRESS SETTINGS
3	2	1	0	
1	0	0	1	350ms
1	0	1	0	385ms
1	0	1	1	420ms
1	1	0	0	455ms
1	1	0	1	490ms
1	1	1	0	525ms
1	1	1	1	560ms

## 5.10 Averaging and Sampling Configuration Register

Table 5.16 Averaging and Sampling Configuration Register

ADDR	R/W	REGISTER	B7	B6	B5	B4	B3	B2	B1	B0	DEFAULT
24h	R/W	Averaging and Sampling Config	-	AVG[2:0]			SAMP_TIME[1:0]		CYCLE_TIME [1:0]		39h

The Averaging and Sampling Configuration register controls the number of samples taken and the target sensing cycle time for sensor inputs enabled in the Active state.

Bits 6 - 4 - AVG[2:0] - Determines the number of samples that are taken for all channels enabled in the Active state during the sensing cycle as shown in [Table 5.17](#). All samples are taken consecutively on the same channel before the next channel is sampled and the result is averaged over the number of samples measured before updating the measured results.

For example, if CS1, CS2, and CS3 are sampled during the sensing cycle, and the AVG[2:0] bits are set to take 4 samples per channel, then the full sensing cycle will be: CS1, CS1, CS1, CS1, CS2, CS2, CS2, CS2, CS3, CS3, CS3, CS3.

Table 5.17 AVG Bit Decode

AVG[2:0]			NUMBER OF SAMPLES TAKEN PER MEASUREMENT
2	1	0	
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8 (default)
1	0	0	16
1	0	1	32



Table 5.17 AVG Bit Decode (continued)

AVG[2:0]			NUMBER OF SAMPLES TAKEN PER MEASUREMENT
2	1	0	
1	1	0	64
1	1	1	128

Bits 3 - 2 - SAMP\_TIME[1:0] - Determines the time to take a single sample as shown in Table 5.18. Sample time affects the magnitude of the base counts, as shown in Table 4.1, "Ideal Base Counts".

Table 5.18 SAMP\_TIME Bit Decode

SAMP_TIME[1:0]		SAMPLE TIME
1	0	
0	0	320us
0	1	640us
1	0	1.28ms (default)
1	1	2.56ms

Bits 1 - 0 - CYCLE\_TIME[1:0] - Determines the desired sensing cycle time for channels enabled in the Active state, as shown in Table 5.19. All enabled channels are sampled at the beginning of the sensing cycle. If additional time is remaining, the device is placed into a lower power state for the remainder of the sensing cycle.

Table 5.19 CYCLE\_TIME Bit Decode

CYCLE_TIME[1:0]		PROGRAMMED SENSING CYCLE TIME
1	0	
0	0	35ms
0	1	70ms (default)
1	0	105ms
1	1	140ms

**APPLICATION NOTE:** The programmed sensing cycle time (CYCLE\_TIME[1:0]) is only maintained if the actual time to take the samples is less than the programmed cycle time. The AVG[2:0] bits will take priority, so the sensing cycle time will be extended as necessary to accommodate the number of samples to be measured.

## 5.11 Calibration Activate and Status Register

Table 5.20 Calibration Activate and Status Register

ADDR	R/W	REGISTER	B7	B6	B5	B4	B3	B2	B1	B0	DEFAULT
26h	R/W	Calibration Activate and Status	CS8_CAL	CS7_CAL	CS6_CAL	CS5_CAL	CS4_CAL	CS3_CAL	CS2_CAL	CS1_CAL	00h

The Calibration Activate and Status Register serves a dual function:

1. It forces the selected sensor inputs to be calibrated, affecting both the analog and digital blocks (see Section 4.4, "Sensor Input Calibration"). When one or more bits are set, the device performs the calibration routine on the corresponding sensor inputs. When the analog calibration routine is finished, the CALX[9:0] bits are updated (see Section 5.28, "Sensor Input Calibration Registers"). If the analog calibration routine completed successfully for a sensor input, the corresponding bit is automatically cleared.

**APPLICATION NOTE:** In the case above, bits can be set by host or are automatically set by the device whenever a sensor input is newly enabled (such as coming out of Deep Sleep, after power-on reset, when a bit is set in the Sensor Enable Channel Enable register (21h) and the device is in the Active state, or when a bit is set in the Standby Channel Enable Register (40h) and the device is in the Standby state).

2. It serves as an indicator of an analog calibration failure. If any of the bits could not be cleared, the ACAL\_FAIL bit is set (see Section 5.2, "Status Registers"). A bit will fail to clear if a noise bit is set or if the calibration value is at the maximum or minimum value.

**APPLICATION NOTE:** In the case above, do not check the Calibration Activate and Status bits for failures unless the ACAL\_FAIL bit is set. In addition, if a sensor input is newly enabled, do not check the Calibration Activate and Status bits until time has elapsed to complete calibration on the sensor input. Otherwise, the ACAL\_FAIL bit may be set for one sensor input, but the newly enabled sensor input may still be set to '1' in the Calibration Activate and Status, not because it failed, but because it has not been calibrated yet.

For all bits in this register:

- '0' - No action needed.
- '1' - Writing a '1', forces a calibration on the corresponding sensor input. If the ACAL\_FAIL flag is set and this bit is set (see application note above), the sensor input could not complete analog calibration.

Bit 7 - CS8\_CAL - Bit for CS8 input.

Bit 6 - CS7\_CAL - Bit for CS7 input.

Bit 5 - CS6\_CAL - Bit for CS6 input.

Bit 4 - CS5\_CAL - Bit for CS5 input.

Bit 3 - CS4\_CAL - Bit for CS4 input.

Bit 2 - CS3\_CAL - Bit for CS3 input.

Bit 1 - CS2\_CAL - Bit for CS2 input.

Bit 0 - CS1\_CAL - Bit for CS1 input.

## Datasheet

**APPLICATION NOTE:** Writing a '0' to clear a '1' may cause a planned calibration to be skipped, if the calibration routine had not reached the sensor input yet.

## 5.12 Interrupt Enable Register

**Table 5.21 Interrupt Enable Register**

ADDR	R/W	REGISTER	B7	B6	B5	B4	B3	B2	B1	B0	DEFAULT
27h	R/W	Interrupt Enable	CS8_INT_EN	CS7_INT_EN	CS6_INT_EN	CS5_INT_EN	CS4_INT_EN	CS3_INT_EN	CS2_INT_EN	CS1_INT_EN	FFh

The Interrupt Enable register determines whether a sensor pad touch or release (if enabled) causes an interrupt (see [Section 4.8, "Interrupts"](#)).

For all bits in this register:

- '0' - The ALERT# pin will not be asserted if a touch is detected on the specified sensor input.
- '1' (default) - The ALERT# pin will be asserted if a touch is detected on the specified sensor input.

Bit 7 - CS8\_INT\_EN - Enables the ALERT# pin to be asserted if a touch is detected on CS8 (associated with the CS8 status bit).

Bit 6 - CS7\_INT\_EN - Enables the ALERT# pin to be asserted if a touch is detected on CS7 (associated with the CS7 status bit).

Bit 5 - CS6\_INT\_EN - Enables the ALERT# pin to be asserted if a touch is detected on CS6 (associated with the CS6 status bit).

Bit 4 - CS5\_INT\_EN - Enables the ALERT# pin to be asserted if a touch is detected on CS5 (associated with the CS5 status bit).

Bit 3 - CS4\_INT\_EN - Enables the ALERT# pin to be asserted if a touch is detected on CS4 (associated with the CS4 status bit).

Bit 2 - CS3\_INT\_EN - Enables the ALERT# pin to be asserted if a touch is detected on CS3 (associated with the CS3 status bit).

Bit 1 - CS2\_INT\_EN - Enables the ALERT# pin to be asserted if a touch is detected on CS2 (associated with the CS2 status bit).

Bit 0 - CS1\_INT\_EN - Enables the ALERT# pin to be asserted if a touch is detected on CS1 (associated with the CS1 status bit).

## 5.13 Repeat Rate Enable Register

**Table 5.22 Repeat Rate Enable Register**

ADDR	R/W	REGISTER	B7	B6	B5	B4	B3	B2	B1	B0	DEFAULT
28h	R/W	Repeat Rate Enable	CS8_RPT_EN	CS7_RPT_EN	CS6_RPT_EN	CS5_RPT_EN	CS4_RPT_EN	CS3_RPT_EN	CS2_RPT_EN	CS1_RPT_EN	FFh

The Repeat Rate Enable register enables the repeat rate of the sensor inputs as described in [Section 4.8.2, "Capacitive Sensor Input Interrupt Behavior"](#).

For all bits in this register:

- '0' - The repeat rate for the specified sensor input is disabled. It will only generate an interrupt when a touch is detected and when a release is detected (if enabled) no matter how long the touch is held.
- '1' (default) - The repeat rate for the specified sensor input is enabled. In the case of a "touch" event, it will generate an interrupt when a touch is detected and a release is detected (as determined by the INT\_REL\_n bit - see [Section 5.6, "Configuration Registers"](#)). In the case of a "press and hold" event, it will generate an interrupt when a touch is detected and at the repeat rate so long as the touch is held.

Bit 7 - CS8\_RPT\_EN - Enables the repeat rate for capacitive touch sensor input 8.

Bit 6 - CS7\_RPT\_EN - Enables the repeat rate for capacitive touch sensor input 7.

Bit 5 - CS6\_RPT\_EN - Enables the repeat rate for capacitive touch sensor input 6.

Bit 4 - CS5\_RPT\_EN - Enables the repeat rate for capacitive touch sensor input 5.

Bit 3 - CS4\_RPT\_EN - Enables the repeat rate for capacitive touch sensor input 4.

Bit 2 - CS3\_RPT\_EN - Enables the repeat rate for capacitive touch sensor input 3.

Bit 1 - CS2\_RPT\_EN - Enables the repeat rate for capacitive touch sensor input 2.

Bit 0 - CS1\_RPT\_EN - Enables the repeat rate for capacitive touch sensor input 1.

## 5.14 Multiple Touch Configuration Register

Table 5.23 Multiple Touch Configuration

ADDR	R/W	REGISTER	B7	B6	B5	B4	B3	B2	B1	B0	DEFAULT
2Ah	R/W	Multiple Touch Config	MULT_BLK_EN	-	-	-	B_MULT_T[1:0]	-	-	-	80h

The Multiple Touch Configuration register controls the settings for the multiple touch detection circuitry. These settings determine the number of simultaneous buttons that may be pressed before additional buttons are blocked and the MULT status bit is set.

Bit 7 - MULT\_BLK\_EN - Enables the multiple button blocking circuitry.

- '0' - The multiple touch circuitry is disabled. The device will not block multiple touches.
- '1' (default) - The multiple touch circuitry is enabled. The device will flag the number of touches equal to programmed multiple touch threshold and block all others. It will remember which sensor inputs are valid and block all others until that sensor pad has been released. Once a sensor pad has been released, the N detected touches (determined via the sensing cycle order of CS1 - CS8) will be flagged and all others blocked.

Bits 3 - 2 - B\_MULT\_T[1:0] - Determines the number of simultaneous touches on all sensor pads before a Multiple Touch Event is detected and sensor inputs are blocked. The bit decode is given by [Table 5.24](#).

Table 5.24 B\_MULT\_T Bit Decode

B_MULT_T[1:0]		NUMBER OF SIMULTANEOUS TOUCHES
1	0	
0	0	1 (default)
0	1	2
1	0	3
1	1	4

## 5.15 Multiple Touch Pattern Configuration Register

Table 5.25 Multiple Touch Pattern Configuration

ADDR	R/W	REGISTER	B7	B6	B5	B4	B3	B2	B1	B0	DEFAULT
2Bh	R/W	Multiple Touch Pattern Config	MTP_EN	-	-	-	MTP_TH[1:0]	COMP_PTRN	MTP_ALERT		00h

The Multiple Touch Pattern Configuration register controls the settings for the multiple touch pattern detection circuitry. This circuitry works like the multiple touch detection circuitry with the following differences:

1. The detection threshold is a percentage of the touch detection threshold as defined by the MTP\_TH[1:0] bits whereas the multiple touch circuitry uses the touch detection threshold.
2. The MTP detection circuitry either will detect a specific pattern of sensor inputs as determined by the Multiple Touch Pattern register settings or it will use the Multiple Touch Pattern register settings to determine a minimum number of sensor inputs that will cause the MTP circuitry to flag an event (see [Section 5.16, "Multiple Touch Pattern Register"](#)). When using pattern recognition mode, if all of the sensor inputs set by the Multiple Touch Pattern register have a delta count greater than the MTP threshold or have their corresponding Noise Flag Status bits set, the MTP bit will be set. When using the absolute number mode, if the number of sensor inputs with thresholds above the MTP threshold or with Noise Flag Status bits set is equal to or greater than this number, the MTP bit will be set.
3. When an MTP event occurs, all touches are blocked and an interrupt is generated.
4. All sensor inputs will remain blocked so long as the requisite number of sensor inputs are above the MTP threshold or have Noise Flag Status bits set. Once this condition is removed, touch detection will be restored. Note that the MTP status bit is only cleared by writing a '0' to the INT bit once the condition has been removed.

Bit 7 - MTP\_EN - Enables the multiple touch pattern detection circuitry.

- '0' (default) - The MTP detection circuitry is disabled.
- '1' - The MTP detection circuitry is enabled.

Bits 3 - 2 - MTP\_TH[1:0] - Determine the MTP threshold, as shown in [Table 5.26](#). This threshold is a percentage of sensor input threshold (see [Section 5.19, "Sensor Input Threshold Registers"](#)) for inputs enabled in the Active state or of the standby threshold (see [Section 5.24, "Standby Threshold Register"](#)) for inputs enabled in the Standby state.

Table 5.26 MTP\_TH Bit Decode

MTP_TH[1:0]		THRESHOLD DIVIDE SETTING
1	0	
0	0	12.5% (default)
0	1	25%
1	0	37.5%
1	1	100%

Bit 1 - COMP\_PTRN - Determines whether the MTP detection circuitry will use the Multiple Touch Pattern register as a specific pattern of sensor inputs or as an absolute number of sensor inputs.

- '0' (default) - The MTP detection circuitry will use the Multiple Touch Pattern register bit settings as an absolute minimum number of sensor inputs that must be above the threshold or have Noise Flag Status bits set. The number will be equal to the number of bits set in the register.
- '1' - The MTP detection circuitry will use pattern recognition. Each bit set in the Multiple Touch Pattern register indicates a specific sensor input that must have a delta count greater than the MTP threshold or have a Noise Flag Status bit set. If the criteria are met, the MTP status bit will be set.

Bit 0 - MTP\_ALERT - Enables an interrupt if an MTP event occurs. In either condition, the MTP status bit will be set.

- '0' (default) - If an MTP event occurs, the ALERT# pin is not asserted.
- '1' - If an MTP event occurs, the ALERT# pin will be asserted.

## 5.16 Multiple Touch Pattern Register

Table 5.27 Multiple Touch Pattern Register

ADDR	R/W	REGISTER	B7	B6	B5	B4	B3	B2	B1	B0	DEFAULT
2Dh	R/W	Multiple Touch Pattern	CS8_PTRN	CS7_PTRN	CS6_PTRN	CS5_PTRN	CS4_PTRN	CS3_PTRN	CS2_PTRN	CS1_PTRN	FFh

The Multiple Touch Pattern register acts as a pattern to identify an expected sensor input profile for diagnostics or other significant events. There are two methods for how the Multiple Touch Pattern register is used: as specific sensor inputs or number of sensor input that must exceed the MTP threshold or have Noise Flag Status bits set. Which method is used is based on the COMP\_PTRN bit (see Section 5.15). The methods are described below.

1. Specific Sensor Inputs: If, during a single sensing cycle, the specific sensor inputs above the MTP threshold or with Noise Flag Status bits set match those bits set in the Multiple Touch Pattern register, an MTP event is flagged.
2. Number of Sensor Inputs: If, during a single sensing cycle, the number of sensor inputs with a delta count above the MTP threshold or with Noise Flag Status bits set is equal to or greater than the number of pattern bits set, an MTP event is flagged.

## Datasheet

For all bits in this register:

- '0' - The specified sensor input is not considered a part of the pattern.
- '1' - The specified sensor input is considered a part of the pattern, or the absolute number of sensor inputs that must have a delta count greater than the MTP threshold or have the Noise Flag Status bit set is increased by 1.

Bit 7 - CS8\_PTRN - Determines whether CS8 is considered as part of the Multiple Touch Pattern.

Bit 6 - CS7\_PTRN - Determines whether CS7 is considered as part of the Multiple Touch Pattern.

Bit 5 - CS6\_PTRN - Determines whether CS6 is considered as part of the Multiple Touch Pattern.

Bit 4 - CS5\_PTRN - Determines whether CS5 is considered as part of the Multiple Touch Pattern.

Bit 3 - CS4\_PTRN - Determines whether CS4 is considered as part of the Multiple Touch Pattern.

Bit 2 - CS3\_PTRN - Determines whether CS3 is considered as part of the Multiple Touch Pattern.

Bit 1 - CS2\_PTRN - Determines whether CS2 is considered as part of the Multiple Touch Pattern.

Bit 0 - CS1\_PTRN - Determines whether CS1 is considered as part of the Multiple Touch Pattern.

## 5.17 Base Count Out of Limit Register

Table 5.28 Base Count Out of Limit Register

ADDR	R/W	REGISTER	B7	B6	B5	B4	B3	B2	B1	B0	DEFAULT
2Eh	R	Base Count Out of Limit	BC_OUT_8	BC_OUT_7	BC_OUT_6	BC_OUT_5	BC_OUT_4	BC_OUT_3	BC_OUT_2	BC_OUT_1	00h

The Base Count Out of Limit Register indicates which sensor inputs have base counts out of limit (see [Section 4.4, "Sensor Input Calibration"](#)). When these bits are set, the BC\_OUT bit is set (see [Section 5.2, "Status Registers"](#)).

For all bits in this register:

- '0' - The base count for the specified sensor input is in the operating range.
- '1' - The base count of the specified sensor input is not in the operating range.

Bit 7 - BC\_OUT\_8 - Indicates whether CS8 has a base count out of limit.

Bit 6 - BC\_OUT\_7 - Indicates whether CS7 has a base count out of limit.

Bit 5 - BC\_OUT\_6 - Indicates whether CS6 has a base count out of limit.

Bit 4 - BC\_OUT\_5 - Indicates whether CS6 has a base count out of limit.

Bit 3 - BC\_OUT\_4 - Indicates whether CS6 has a base count out of limit.

Bit 2 - BC\_OUT\_3 - Indicates whether CS3 has a base count out of limit.

Bit 1 - BC\_OUT\_2 - Indicates whether CS2 has a base count out of limit.

Bit 0 - BC\_OUT\_1 - Indicates whether CS1 has a base count out of limit.

## 5.18 Recalibration Configuration Register

Table 5.29 Recalibration Configuration Registers

ADDR	R/W	REGISTER	B7	B6	B5	B4	B3	B2	B1	B0	DEFAULT
2Fh	R/W	Recalibration Configuration	BUT_LD_TH	NO_CLR_INTD	NO_CLR_NEG	NEG_DELTA_CNT[1:0]		CAL_CFG[2:0]			8Ah

The Recalibration Configuration register controls some recalibration routine settings (see [Section 4.4, "Sensor Input Calibration"](#)) as well as advanced controls to program the Sensor Input Threshold register settings.

Bit 7 - BUT\_LD\_TH - Enables setting all Sensor Input Threshold registers by writing to the Sensor Input 1 Threshold register.

- '0' - Each Sensor Input X Threshold register is updated individually.
- '1' (default) - Writing the Sensor Input 1 Threshold register will automatically overwrite the Sensor Input Threshold registers for all sensor inputs (Sensor Input Threshold 1 through Sensor Input Threshold 8). The individual Sensor Input X Threshold registers (Sensor Input 2 Threshold through Sensor Input 8 Threshold) can be individually updated at any time.

Bit 6 - NO\_CLR\_INTD - Controls whether the accumulation of intermediate data is cleared if the noise status bit is set.

- '0' (default) - The accumulation of intermediate data is cleared if the noise status bit is set.
- '1' - The accumulation of intermediate data is not cleared if the noise status bit is set.

**APPLICATION NOTE:** Bits 5 and 6 should both be set to the same value. Either both should be set to '0' or both should be set to '1'.

Bit 5 - NO\_CLR\_NEG - Controls whether the consecutive negative delta counts counter is cleared if the noise status bit is set.

- '0' (default) - The consecutive negative delta counts counter is cleared if the noise status bit is set.
- '1' - The consecutive negative delta counts counter is not cleared if the noise status bit is set.

Bits 4 - 3 - NEG\_DELTA\_CNT[1:0] - Determines the number of negative delta counts necessary to trigger a digital recalibration (see [Section 4.4.2, "Negative Delta Count Recalibration"](#)), as shown in [Table 5.30](#).

Table 5.30 NEG\_DELTA\_CNT Bit Decode

NEG_DELTA_CNT[1:0]		NUMBER OF CONSECUTIVE NEGATIVE DELTA COUNT VALUES
1	0	
0	0	8
0	1	16 (default)
1	0	32
1	1	None (disabled)

Bits 2 - 0 - CAL\_CFG[2:0] - Determines the update time and number of samples of the automatic recalibration routine (see [Section 4.4.1, "Automatic Recalibration"](#)). The settings apply to all sensor



## Datasheet

inputs universally (though individual sensor inputs can be configured to support recalibration - see [Section 5.11](#)).

Table 5.31 CAL\_CFG Bit Decode

CAL_CFG[2:0]			RECALIBRATION SAMPLES (SEE <a href="#">Note 5.1</a> )	UPDATE TIME (SEE <a href="#">Note 5.2</a> )
2	1	0		
0	0	0	16	16
0	0	1	32	32
0	1	0	64	64 (default)
0	1	1	128	128
1	0	0	256	256
1	0	1	256	1024
1	1	0	256	2048
1	1	1	256	4096

**Note 5.1** Recalibration Samples refers to the number of samples that are measured and averaged before the Base Count is updated however does not control the base count update period.

**Note 5.2** Update Time refers to the amount of time (in sensing cycle periods) that elapses before the Base Count is updated. The time will depend upon the number of channels enabled, the averaging setting, and the programmed sensing cycle time.

## 5.19 Sensor Input Threshold Registers

Table 5.32 Sensor Input Threshold Registers

ADDR	R/W	REGISTER	B7	B6	B5	B4	B3	B2	B1	B0	DEFAULT
30h	R/W	Sensor Input 1 Threshold	-	64	32	16	8	4	2	1	40h
31h	R/W	Sensor Input 2 Threshold	-	64	32	16	8	4	2	1	40h
32h	R/W	Sensor Input 3 Threshold	-	64	32	16	8	4	2	1	40h
33h	R/W	Sensor Input 4 Threshold	-	64	32	16	8	4	2	1	40h
34h	R/W	Sensor Input 5 Threshold	-	64	32	16	8	4	2	1	40h
35h	R/W	Sensor Input 6 Threshold	-	64	32	16	8	4	2	1	40h

Table 5.32 Sensor Input Threshold Registers (continued)

ADDR	R/W	REGISTER	B7	B6	B5	B4	B3	B2	B1	B0	DEFAULT
36h	R/W	Sensor Input 7 Threshold	-	64	32	16	8	4	2	1	40h
37h	R/W	Sensor Input 8 Threshold	-	64	32	16	8	4	2	1	40h

The Sensor Input Threshold registers store the delta threshold that is used to determine if a touch has been detected. When a touch occurs, the input signal of the corresponding sensor pad changes due to the capacitance associated with a touch. If the sensor input change exceeds the threshold settings, a touch is detected.

When the BUT\_LD\_TH bit is set (see [Section 5.18](#) - bit 7), writing data to the Sensor Input 1 Threshold register will update all of the Sensor Input Threshold registers (31h - 37h inclusive).

## 5.20 Sensor Input Noise Threshold Register

Table 5.33 Sensor Input Noise Threshold Register

ADDR	R/W	REGISTER	B7	B6	B5	B4	B3	B2	B1	B0	DEFAULT
38h	R/W	Sensor Input Noise Threshold	-	-	-	-	-	-	CS_BN_TH [1:0]		01h

The Sensor Input Noise Threshold register controls the value of a secondary internal threshold to detect noise and improve the automatic recalibration routine. If a capacitive touch sensor input exceeds the Sensor Input Noise Threshold but does not exceed the sensor input threshold, it is determined to be caused by a noise spike. That sample is not used by the automatic recalibration routine. This feature can be disabled by setting the DIS\_DIG\_NOISE bit.

Bits 1-0 - CS1\_BN\_TH[1:0] - Controls the noise threshold for all capacitive touch sensor inputs, as shown in [Table 5.34](#). The threshold is proportional to the threshold setting.

Table 5.34 CSx\_BN\_TH Bit Decode

CS_BN_TH[1:0]		PERCENT THRESHOLD SETTING
1	0	
0	0	25%
0	1	37.5% (default)
1	0	50%
1	1	62.5%

## 5.21 Standby Channel Register

Table 5.35 Standby Channel Register

ADDR	R/W	REGISTER	B7	B6	B5	B4	B3	B2	B1	B0	DEFAULT
40h	R/W	Standby Channel	CS8_STBY	CS7_STBY	CS6_STBY	CS5_STBY	CS4_STBY	CS3_STBY	CS2_STBY	CS1_STBY	00h

The Standby Channel register controls which (if any) capacitive touch sensor inputs are enabled in Standby (see [Section 4.3.1.2, "Standby State Sensing Settings"](#)).

For all bits in this register:

- '0' (default) - The specified channel will not be monitored in Standby.
- '1' - The specified channel will be monitored in Standby. It will use the standby threshold setting, and the standby averaging and sensitivity settings.

Bit 7 - CS8\_STBY - Controls whether the CS8 channel is enabled in Standby.

Bit 6 - CS7\_STBY - Controls whether the CS7 channel is enabled in Standby.

Bit 5 - CS6\_STBY - Controls whether the CS6 channel is enabled in Standby.

Bit 4 - CS5\_STBY - Controls whether the CS5 channel is enabled in Standby.

Bit 3 - CS4\_STBY - Controls whether the CS4 channel is enabled in Standby.

Bit 2 - CS3\_STBY - Controls whether the CS3 channel is enabled in Standby.

Bit 1 - CS2\_STBY - Controls whether the CS2 channel is enabled in Standby.

Bit 0 - CS1\_STBY - Controls whether the CS1 channel is enabled in Standby.

## 5.22 Standby Configuration Register

Table 5.36 Standby Configuration Register

ADDR	R/W	REGISTER	B7	B6	B5	B4	B3	B2	B1	B0	DEFAULT
41h	R/W	Standby Configuration	AVG_SUM	STBY_AVG[2:0]			STBY_SAMP_TIME[1:0]	STBY_CY_TIME [1:0]			39h

The Standby Configuration register controls averaging and sensing cycle time for sensor inputs enabled in Standby. This register allows the user to change averaging and sample times on a limited number of sensor inputs in Standby and still maintain normal functionality in the Active state.

Bit 7 - AVG\_SUM - Determines whether the sensor inputs enabled in Standby will average the programmed number of samples or whether they will accumulate for the programmed number of samples.

- '0' - (default) - The Standby enabled sensor input delta count values will be based on the average of the programmed number of samples when compared against the threshold.
- '1' - The Standby enabled sensor input delta count values will be based on the summation of the programmed number of samples when compared against the threshold. Caution should be used with this setting as a touch may overflow the delta count registers and may result in false readings.

Bits 6 - 4 - STBY\_AVG[2:0] - Determines the number of samples that are taken for all Standby enabled channels during the sensing cycle as shown in Table 5.37. All samples are taken consecutively on the same channel before the next channel is sampled and the result is averaged over the number of samples measured before updating the measured results.

Table 5.37 STBY\_AVG Bit Decode

STBY_AVG[2:0]			NUMBER OF SAMPLES TAKEN PER MEASUREMENT
2	1	0	
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8 (default)
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

Bit 3 - 2 - STBY\_SAMP\_TIME[1:0] - Determines the time to take a single sample for sensor inputs enabled in Standby as shown in Table 5.38.

Table 5.38 STBY\_SAMP\_TIME Bit Decode

STBY_SAMP_TIME[1:0]		SAMPLING TIME
1	0	
0	0	320us
0	1	640us
1	0	1.28ms (default)
1	1	2.56ms

Bits 1 - 0 - STBY\_CY\_TIME[2:0] - Determines the desired sensing cycle time for sensor inputs enabled during Standby, as shown in Table 5.39. All enabled channels are sampled at the beginning of the sensing cycle. If additional time is remaining, the device is placed into a lower power state for the remainder of the sensing cycle.

Table 5.39 STBY\_CY\_TIME Bit Decode

STBY_CY_TIME[1:0]		PROGRAMMED SENSING CYCLE TIME
1	0	
0	0	35ms
0	1	70ms (default)

Table 5.39 STBY\_CY\_TIME Bit Decode (continued)

STBY_CY_TIME[1:0]		PROGRAMMED SENSING CYCLE TIME
1	0	
1	0	105ms
1	1	140ms

**APPLICATION NOTE:** The programmed sensing cycle time (STDBY\_CY\_TIME[1:0]) is only maintained if the actual time to take the samples is less than the programmed cycle time. The STBY\_AVG[2:0] bits will take priority, so the sensing cycle time will be extended as necessary to accommodate the number of samples to be measured.

## 5.23 Standby Sensitivity Register

Table 5.40 Standby Sensitivity Register

ADDR	R/W	REGISTER	B7	B6	B5	B4	B3	B2	B1	B0	DEFAULT
42h	R/W	Standby Sensitivity	-	-	-	-	-	STBY_SENSE[2:0]			02h

The Standby Sensitivity register controls the sensitivity for sensor inputs enabled in Standby.

Bits 2 - 0 - STBY\_SENSE[2:0] - Controls the sensitivity for sensor inputs that are enabled in Standby. The sensitivity settings act to scale the relative delta count value higher or lower based on the system parameters. A setting of 000b is the most sensitive while a setting of 111b is the least sensitive. At the more sensitive settings, touches are detected for a smaller delta capacitance corresponding to a "lighter" touch. These settings are more sensitive to noise, however, and a noisy environment may flag more false touches than higher sensitivity levels.

**APPLICATION NOTE:** A value of 128x is the most sensitive setting available. At the most sensitivity settings, the MSB of the Delta Count register represents 64 out of ~25,000 which corresponds to a touch of approximately 0.25% of the base capacitance (or a  $\Delta C$  of 25fF from a 10pF base capacitance). Conversely a value of 1x is the least sensitive setting available. At these settings, the MSB of the Delta Count register corresponds to a delta count of 8192 counts out of ~25,000 which corresponds to a touch of approximately 33% of the base capacitance (or a  $\Delta C$  of 3.33pF from a 10pF base capacitance).

Table 5.41 STBY\_SENSE Bit Decode

STBY_SENSE[2:0]			SENSITIVITY MULTIPLIER
2	1	0	
0	0	0	128x (most sensitive)
0	0	1	64x
0	1	0	32x (default)
0	1	1	16x
1	0	0	8x

Table 5.41 STBY\_SENSE Bit Decode (continued)

STBY_SENSE[2:0]			SENSITIVITY MULTIPLIER
2	1	0	
1	0	1	4x
1	1	0	2x
1	1	1	1x - (least sensitive)

## 5.24 Standby Threshold Register

Table 5.42 Standby Threshold Register

ADDR	R/W	REGISTER	B7	B6	B5	B4	B3	B2	B1	B0	DEFAULT
43h	R/W	Standby Threshold	-	64	32	16	8	4	2	1	40h

The Standby Threshold register stores the delta threshold that is used to determine if a touch has been detected. When a touch occurs, the input signal of the corresponding sensor pad changes due to the capacitance associated with a touch. If the sensor input change exceeds the threshold settings, a touch is detected.

## 5.25 Sensor Input Base Count Registers

Table 5.43 Sensor Input Base Count Registers

ADDR	R/W	REGISTER	B7	B6	B5	B4	B3	B2	B1	B0	DEFAULT
50h	R	Sensor Input 1 Base Count	128	64	32	16	8	4	2	1	C8h
51h	R	Sensor Input 2 Base Count	128	64	32	16	8	4	2	1	C8h
52h	R	Sensor Input 3 Base Count	128	64	32	16	8	4	2	1	C8h
53h	R	Sensor Input 4 Base Count	128	64	32	16	8	4	2	1	C8h
54h	R	Sensor Input 5 Base Count	128	64	32	16	8	4	2	1	C8h
55h	R	Sensor Input 6 Base Count	128	64	32	16	8	4	2	1	C8h
56h	R	Sensor Input 7 Base Count	128	64	32	16	8	4	2	1	C8h
57h	R	Sensor Input 8 Base Count	128	64	32	16	8	4	2	1	C8h

## Datasheet

The Sensor Input Base Count registers store the calibrated “not touched” input value from the capacitive touch sensor inputs. These registers are periodically updated by the calibration and recalibration routines.

The routine uses an internal adder to add the current count value for each reading to the sum of the previous readings until sample size has been reached. At this point, the upper 16 bits are taken and used as the Sensor Input Base Count. The internal adder is then reset and the recalibration routine continues.

The data presented is determined by the BASE\_SHIFT[3:0] bits (see [Section 5.5](#)).

## 5.26 Power Button Register

Table 5.44 Power Button Register

ADDR	R/W	REGISTER	B7	B6	B5	B4	B3	B2	B1	B0	DEFAULT
60h	R/W	Power Button	-	-	-	-	-	PWR_BTN[2:0]			00h

The Power Button Register indicates the sensor input that has been designated as the power button (see [Section 4.5](#), “Power Button”).

Bits 2 - 0 - PWR\_BTN[2:0] - When the power button feature is enabled, this control indicates the sensor input to be used as the power button. The decode is shown in [Table 5.45](#).

Table 5.45 PWR\_BTN Bit Decode

PWR_BTN[2:0]			SENSOR INPUT DESIGNATED AS POWER BUTTON
2	1	0	
0	0	0	CS1
0	0	1	CS2
0	1	0	CS3
0	1	1	CS4
1	0	0	CS5
1	0	1	CS6
1	1	0	CS7
1	1	1	CS8

## 5.27 Power Button Configuration Register

Table 5.46 Power Button Configuration Register

ADDR	R/W	REGISTER	B7	B6	B5	B4	B3	B2	B1	B0	DEFAULT
61h	R/W	Power Button Configuration	-	STBY_PWR_EN	STBY_PWR_TIME [1:0]	-	-	PWR_EN	PWR_TIME [1:0]		22h

The Power Button Configuration Register controls the length of time that the designated power button must indicate a touch before an interrupt is generated and the power status indicator is set (see [Section 4.5, "Power Button"](#)).

Bit 6 - STBY\_PWR\_EN - Enables the power button feature in the Standby state.

- '0' (default) - The Standby power button circuitry is disabled.
- '1' - The Standby power button circuitry is enabled.

Bits 5 - 4 - STBY\_PWR\_TIME[1:0] - Determines the overall time, as shown in [Table 5.47](#), that the power button must be held in the Standby state, in order for an interrupt to be generated and the PWR bit to be set.

Bit 2 - PWR\_EN - Enables the power button feature in the Active state.

- '0' (default) - The power button circuitry is disabled in the Active state.
- '1' - The power button circuitry is enabled in the Active state.

Bits 1 - 0 - PWR\_TIME[1:0] - Determines the overall time, as shown in [Table 5.47](#), that the power button must be held in the Active state, in order for an interrupt to be generated and the PWR bit to be set.

**Table 5.47 Power Button Time Bits Decode**

PWR_TIME[1:0] / STBY_PWR_TIME[1:0]		POWER BUTTON TOUCH HOLD TIME
1	0	
0	0	280ms
0	1	560ms
1	0	1.12 sec (default)
1	1	2.24 sec

## 5.28 Sensor Input Calibration Registers

**Table 5.48 Sensor Input Calibration Registers**

ADDR	REGISTER	R/W	B7	B6	B5	B4	B3	B2	B1	B0	DEFAULT
B1h	Sensor Input 1 Calibration	R	CAL1_9	CAL1_8	CAL1_7	CAL1_6	CAL1_5	CAL1_4	CAL1_3	CAL1_2	00h
B2h	Sensor Input 2 Calibration	R	CAL2_9	CAL2_8	CAL2_7	CAL2_6	CAL2_5	CAL2_4	CAL2_3	CAL2_2	00h
B3h	Sensor Input 3 Calibration	R	CAL3_9	CAL3_8	CAL3_7	CAL3_6	CAL3_5	CAL3_4	CAL3_3	CAL3_2	00h
B4h	Sensor Input 4 Calibration	R	CAL4_9	CAL4_8	CAL4_7	CAL4_6	CAL4_5	CAL4_4	CAL4_3	CAL4_2	00h
B5h	Sensor Input 5 Calibration	R	CAL5_9	CAL5_8	CAL5_7	CAL5_6	CAL5_5	CAL5_4	CAL5_3	CAL5_2	00h
B6h	Sensor Input 6 Calibration	R	CAL6_9	CAL6_8	CAL6_7	CAL6_6	CAL6_5	CAL6_4	CAL6_3	CAL6_2	00h



Table 5.48 Sensor Input Calibration Registers (continued)

ADDR	REGISTER	R/W	B7	B6	B5	B4	B3	B2	B1	B0	DEFAULT
B7h	Sensor Input 7 Calibration	R	CAL7_9	CAL7_8	CAL7_7	CAL7_6	CAL7_5	CAL7_4	CAL7_3	CAL7_2	00h
B8h	Sensor Input 8 Calibration	R	CAL8_9	CAL8_8	CAL8_7	CAL8_6	CAL8_5	CAL8_4	CAL8_3	CAL8_2	00h
B9h	Sensor Input Calibration LSB 1	R	CAL4_1	CAL4_0	CAL3_1	CAL3_0	CAL2_1	CAL2_0	CAL1_1	CAL1_0	00h
BAh	Sensor Input Calibration LSB 2	R	CAL8_1	CAL8_0	CAL7_1	CAL7_0	CAL6_1	CAL6_0	CAL5_1	CAL5_0	00h

The Sensor Input Calibration registers hold the 10-bit value that represents the last calibration value. The value represents the capacitance applied to the internal sensing circuits to balance the capacitance of the sensor input pad. Minimum (000h) and maximum (3FFh) values indicate analog calibration failure (see Section 4.4, "Sensor Input Calibration").

## 5.29 Product ID Register

Table 5.49 Product ID Register

ADDR	R/W	REGISTER	B7	B6	B5	B4	B3	B2	B1	B0	DEFAULT
FDh	R	Product ID CAP1208	0	1	1	0	1	0	1	1	6Bh

The Product ID register stores a unique 8-bit value that identifies the device.

## 5.30 Manufacturer ID Register

Table 5.50 Vendor ID Register

ADDR	R/W	REGISTER	B7	B6	B5	B4	B3	B2	B1	B0	DEFAULT
FEh	R	Manufacturer ID	0	1	0	1	1	1	0	1	5Dh

The Vendor ID register stores an 8-bit value that represents MCHP.

## 5.31 Revision Register

Table 5.51 Revision Register

ADDR	R/W	REGISTER	B7	B6	B5	B4	B3	B2	B1	B0	DEFAULT
FFh	R	Revision	0	0	0	0	0	0	0	0	00h

The Revision register stores an 8-bit value that represents the part revision.

## Chapter 6 Package Information

### 6.1 CAP1208 Package Drawings




Figure 6.1 CAP1208 Package Drawing - 16-Pin QFN 3mm x 3mm

## Datasheet

COMMON DIMENSIONS					
SYMBOL	MIN	NOM	MAX	NOTE	REMARK
A	0.80	0.85	0.90	-	OVERALL PACKAGE HEIGHT
A1	0	0.02	0.05	-	STANDOFF
A3	0.20 REF			-	LEAD-FRAME THICKNESS
D/E	2.90	3.00	3.10	-	X/Y BODY SIZE
D2/E2	1.50	1.60	1.70	-	X/Y EXPOSED PAD SIZE
L	0.35	0.40	0.45	-	TERMINAL LENGTH
b	0.18	0.25	0.30	2	TERMINAL WIDTH
K	0.25	0.30	-	-	TERMINAL TO PAD DISTANCE
e	0.50 BSC			-	TERMINAL PITCH

**NOTES:**

1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. DIMENSIONS "b" APPLIES TO PLATED TERMINALS AND IT IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM THE TERMINAL TIP.
3. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE AREA INDICATED.

Figure 6.2 CAP1208 Package Dimensions - 16-Pin QFN 3mm x 3mm




Figure 6.3 CAP1208 PCB Land Pattern and Stencil - 16-Pin QFN 3mm x 3mm

## 6.2 Package Marking




Figure 6.4 CAP1208-1 Package Marking




Figure 6.5 CAP1208-2 Package Marking

## Appendix A Device Delta

### A.1 Delta from CAP1128 / CAP1188 to CAP1208

1. Revision ID set to 00h.
2. Pinout changed. RESET, WAKE, and ADDR\_COMM pins removed. LED pins removed. SPI pins / muxing also removed. Added GND pin as ground slug is no longer used for ground connection.
3. Reduced package size from a 20-pin 4mm x 4mm QFN to a 16-pin 3mm x 3mm QFN.
4. Added ACAL\_FAIL bit to flag analog calibration failures (see [Section 5.2, "Status Registers"](#)) and ACAL\_FAIL\_INT bit to control analog calibration failure interrupts (see [Section 5.6, "Configuration Registers"](#)).
5. Added BC\_OUT bit to flag calibration failures regarding base counts out of limit (see [Section 5.2, "Status Registers"](#)) and BC\_OUT\_RECAL and BC\_OUT\_INT bit to control base count out of limit behavior and interrupts (see [Section 5.6, "Configuration Registers"](#)). Added Base Count Out of Limit Register to indicate which sensor inputs have base counts outside the operating range (see [Section 5.17, "Base Count Out of Limit Register"](#)).
6. Added Power Button feature (see [Section 4.5, "Power Button"](#)).
7. Increased supply voltage range for 5V operation.
8. Increased operating temperature range from 0°C - 85°C to -40°C to 125°C.
9. Removed proximity detection gain.
10. LEDs removed.
11. SMBus address fixed at 0101\_000(r/w).
12. Removed SPI communications protocol option.
13. Removed RESET pin function.
14. Removed WAKE pin function.
15. Removed  $\overline{\text{ALERT}}$  pin configuration.
16. Register set changes are shown in [Table A.1, "Register Delta"](#).

**Table A.1 Register Delta**

ADDRESS	REGISTER DELTA	DELTA	DEFAULT
00h <a href="#">Page 30</a>	Removed bits - Main Control Register	Removed GAIN[1:0] bits.	00h
02h <a href="#">Page 31</a>	Added bits - General Status Register	Added bit 4 PWR for new Power Button feature. Added bit 5 ACAL_FAIL to indicate analog calibration failure. Added bit 6 BC_OUT. Removed bit 4 LED status.	00h
04h	Removed - LED Status Register	removed register	n/a
20h <a href="#">Page 35</a>	Removed bit - Configuration Register	Removed bit 6 WAKE_CFG.	20h

## Datasheet

Table A.1 Register Delta (continued)

ADDRESS	REGISTER DELTA	DELTA	DEFAULT
26h Page 42	Renamed Calibration Activate and Status Register and added functionality	In addition to forcing a calibration, the register also indicates the status of calibration for each sensor input.	00h
2Eh Page 47	New - Base Count Out of Limit Register	new register for calibration status	00h
44h Page 35	Added and removed bits - Configuration 2 Register	Added bit 1 ACAL_FAIL_INT. Changed bit 4 from BLK_POL_MIR to BC_OUT_INT. Changed bit 6 from ALT_POL to BC_OUT_RECAL. Removed bit 7 INV_LINK_TRAN.	40h
60h Page 55	New - Power Button Register	new register for Power Button feature	00h
61h Page 55	New - Power Button Configuration Register	new register for configuring the Power Button feature	00h
71h	Removed - LED Output Type Register	removed register	n/a
72h	Removed - Sensor Input LED Linking Register	removed register	n/a
73h	Removed - LED Polarity Register	removed register	n/a
74h	Removed - LED Output Control Register	removed register	n/a
77h	Removed - Linked LED Transition Control Register	removed register	n/a
79h	Removed - LED Mirror Control Register	removed register	n/a
81h	Removed - LED 1 Behavior Register	removed register	n/a
82h	Removed - LED Behavior Register 2	removed register	n/a
84h	Removed - LED Pulse 1 Period	removed register	n/a
85h	Removed - LED Pulse 2 Period	removed register	n/a
86h	Removed - LED Breathe Period Register	removed register	n/a
88h	Removed - LED Config Register	removed register	n/a
90h	Removed - LED Pulse 1 Duty Cycle Register	removed register	n/a

Table A.1 Register Delta (continued)

ADDRESS	REGISTER DELTA	DELTA	DEFAULT
91h	Removed - LED Pulse 2 Duty Cycle Register	removed register	n/a
92h	Removed - LED Breathe Duty Cycle Register	removed register	n/a
93h	Removed - LED Direct Duty Cycle Register	removed register	n/a
94h	Removed - LED Direct Ramp Rates Register	removed register	n/a
95h	Removed - LED Off Delay	removed register	n/a
FDh <a href="#">Page 57</a>	Changed - Product ID	New product ID for CAP1208	6Bh
FFh <a href="#">Page 57</a>	Changed - Revision Register	Revision changed.	00h



## Chapter 7 Revision History

**Table 7.1 Revision History**

REVISION LEVEL AND DATE	SECTION/FIGURE/ENTRY	CORRECTION
CAP1208 Revision B		<p>Added CAP1208-2 information to the following sections:</p> <ul style="list-style-type: none"> <li>Ordering information</li> <li><a href="#">Section 3.2.2, "SMBus Address and RD / WR Bit"</a></li> <li><a href="#">Table 3.2, "Write Byte Protocol"</a></li> <li><a href="#">Table 3.3, "Read Byte Protocol"</a></li> <li><a href="#">Table 3.4, "Send Byte Protocol"</a></li> <li><a href="#">Table 3.5, "Receive Byte Protocol"</a></li> <li><a href="#">Table 3.6, "Block Read Protocol"</a></li> <li><a href="#">Table 3.7, "Block Write Protocol"</a></li> </ul> <p>Added <a href="#">Figure 6.5, "CAP1208-2 Package Marking"</a></p> <p>Updated Worldwide Sales and Service Listing</p>
CAP1208 Revision A replaces the previous SMSC version Revision 1.0		

**Note the following details of the code protection feature on Microchip devices:**

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

**Trademarks**

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICKit, PICtail, REAL ICE, rFLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

A more complete list of registered trademarks and common law trademarks owned by Standard Microsystems Corporation (“SMSC”) is available at: [www.smisc.com](http://www.smisc.com). The absence of a trademark (name, logo, etc.) from the list does not constitute a waiver of any intellectual property rights that SMSC has established in any of its trademarks.

All other trademarks mentioned herein are property of their respective companies.

© 2014, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 9781620779156

**QUALITY MANAGEMENT SYSTEM**  
**CERTIFIED BY DNV**  
**== ISO/TS 16949 ==**

*Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC<sup>®</sup> MCUs and dsPIC<sup>®</sup> DSCs, KEELOQ<sup>®</sup> code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.*



# MICROCHIP

## Worldwide Sales and Service

### AMERICAS

**Corporate Office**  
2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277  
Technical Support:  
<http://www.microchip.com/support>  
Web Address:  
[www.microchip.com](http://www.microchip.com)

**Atlanta**  
Duluth, GA  
Tel: 678-957-9614  
Fax: 678-957-1455

**Austin, TX**  
Tel: 512-257-3370

**Boston**  
Westborough, MA  
Tel: 774-760-0087  
Fax: 774-760-0088

**Chicago**  
Itasca, IL  
Tel: 630-285-0071  
Fax: 630-285-0075

**Cleveland**  
Independence, OH  
Tel: 216-447-0464  
Fax: 216-447-0643

**Dallas**  
Addison, TX  
Tel: 972-818-7423  
Fax: 972-818-2924

**Detroit**  
Novi, MI  
Tel: 248-848-4000

**Houston, TX**  
Tel: 281-894-5983

**Indianapolis**  
Noblesville, IN  
Tel: 317-773-8323  
Fax: 317-773-5453

**Los Angeles**  
Mission Viejo, CA  
Tel: 949-462-9523  
Fax: 949-462-9608

**New York, NY**  
Tel: 631-435-6000

**San Jose, CA**  
Tel: 408-735-9110

**Canada - Toronto**  
Tel: 905-673-0699  
Fax: 905-673-6509

### ASIA/PACIFIC

**Asia Pacific Office**  
Suites 3707-14, 37th Floor  
Tower 6, The Gateway  
Harbour City, Kowloon  
Hong Kong  
Tel: 852-2401-1200  
Fax: 852-2401-3431

**Australia - Sydney**  
Tel: 61-2-9868-6733  
Fax: 61-2-9868-6755

**China - Beijing**  
Tel: 86-10-8569-7000  
Fax: 86-10-8528-2104

**China - Chengdu**  
Tel: 86-28-8665-5511  
Fax: 86-28-8665-7889

**China - Chongqing**  
Tel: 86-23-8980-9588  
Fax: 86-23-8980-9500

**China - Hangzhou**  
Tel: 86-571-2819-3187  
Fax: 86-571-2819-3189

**China - Hong Kong SAR**  
Tel: 852-2943-5100  
Fax: 852-2401-3431

**China - Nanjing**  
Tel: 86-25-8473-2460  
Fax: 86-25-8473-2470

**China - Qingdao**  
Tel: 86-532-8502-7355  
Fax: 86-532-8502-7205

**China - Shanghai**  
Tel: 86-21-5407-5533  
Fax: 86-21-5407-5066

**China - Shenyang**  
Tel: 86-24-2334-2829  
Fax: 86-24-2334-2393

**China - Shenzhen**  
Tel: 86-755-8864-2200  
Fax: 86-755-8203-1760

**China - Wuhan**  
Tel: 86-27-5980-5300  
Fax: 86-27-5980-5118

**China - Xian**  
Tel: 86-29-8833-7252  
Fax: 86-29-8833-7256

**China - Xiamen**  
Tel: 86-592-2388138  
Fax: 86-592-2388130

**China - Zhuhai**  
Tel: 86-756-3210040  
Fax: 86-756-3210049

### ASIA/PACIFIC

**India - Bangalore**  
Tel: 91-80-3090-4444  
Fax: 91-80-3090-4123

**India - New Delhi**  
Tel: 91-11-4160-8631  
Fax: 91-11-4160-8632

**India - Pune**  
Tel: 91-20-3019-1500

**Japan - Osaka**  
Tel: 81-6-6152-7160  
Fax: 81-6-6152-9310

**Japan - Tokyo**  
Tel: 81-3-6880-3770  
Fax: 81-3-6880-3771

**Korea - Daegu**  
Tel: 82-53-744-4301  
Fax: 82-53-744-4302

**Korea - Seoul**  
Tel: 82-2-554-7200  
Fax: 82-2-558-5932 or  
82-2-558-5934

**Malaysia - Kuala Lumpur**  
Tel: 60-3-6201-9857  
Fax: 60-3-6201-9859

**Malaysia - Penang**  
Tel: 60-4-227-8870  
Fax: 60-4-227-4068

**Philippines - Manila**  
Tel: 63-2-634-9065  
Fax: 63-2-634-9069

**Singapore**  
Tel: 65-6334-8870  
Fax: 65-6334-8850

**Taiwan - Hsin Chu**  
Tel: 886-3-5778-366  
Fax: 886-3-5770-955

**Taiwan - Kaohsiung**  
Tel: 886-7-213-7830

**Taiwan - Taipei**  
Tel: 886-2-2508-8600  
Fax: 886-2-2508-0102

**Thailand - Bangkok**  
Tel: 66-2-694-1351  
Fax: 66-2-694-1350

### EUROPE

**Austria - Wels**  
Tel: 43-7242-2244-39  
Fax: 43-7242-2244-393

**Denmark - Copenhagen**  
Tel: 45-4450-2828  
Fax: 45-4485-2829

**France - Paris**  
Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79

**Germany - Dusseldorf**  
Tel: 49-2129-3766400

**Germany - Munich**  
Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44

**Germany - Pforzheim**  
Tel: 49-7231-424750

**Italy - Milan**  
Tel: 39-0331-742611  
Fax: 39-0331-466781

**Italy - Venice**  
Tel: 39-049-7625286

**Netherlands - Drunen**  
Tel: 31-416-690399  
Fax: 31-416-690340

**Poland - Warsaw**  
Tel: 48-22-3325737

**Spain - Madrid**  
Tel: 34-91-708-08-90  
Fax: 34-91-708-08-91

**Sweden - Stockholm**  
Tel: 46-8-5090-4654

**UK - Wokingham**  
Tel: 44-118-921-5800  
Fax: 44-118-921-5820

10/28/13