

AN3594K


VTR Color Signal Alignment Correction Circuit

■ Outline


The AN3594K is an integrated circuit designed for correcting the signal alignment for special playback in PAL long-time mode.

■ Features

- Applicable to Review and Field-still modes.
- Stable tint characteristics by variable amplifier.
- Supply voltage : $V_{cc}=5V$



■ Block Diagram



■ Pin

Pin No.	Pin Name	Pin No.	Pin Name
1	Inverter off	11	Noise Preventive External
2	Chroma Buffer Output	12	Jumping Pulse Input
3	Chroma Input	13	Chattering Preventive M.M. External
4	V _{cc}	14	SP/LP/F.S. SW
5	HSS Input	15	LP/Cue/Rev SW
6	50μs M.M External	16	Gain Adjust
7	FSI Pulse Input	17	GND
8	HD Output	18	Chroma Output
9	Side Lock Pulse Input	19	Head Amp. SW Pulse Input
10	Side Lock Pulse Output	20	1H Delay Signal Input





■ Absolute Maximum Ratings (Ta=25°C)

Item	Symbol	Rating	Unit
Supply Voltage	V _{cc}	6	V
Power Dissipation(Ta=70°C)	P _D	250	mW
Operating Ambient Temperature	T _{opr}	-20~+70	°C
Storage Temperature	T _{stg}	-55~+150	°C






■ Electrical Characteristics (Ta=25°C)

Item	Symbol	Test Circuit	Condition	min.	typ.	max.	Unit
Circuit Current	I _{CC}	1	V _{CC} =5V	16		40	mA
Chroma Output Amplification (SP/LP Normal)	v _{18-N}	2	V _{CC} =5V, Pin③input, Chroma 0.4V _{p-p}	0.34		0.47	v _{p-p}
Buffer Amp. Output Amplification	v ₂	2	V _{CC} =5V	0.34		0.47	v _{p-p}
Gain Adjustment Range	G ₁₆	3	V _{CC} =5V	-3		2.5	dB
FSI Input Sensitivity	S ₇	4	V _{CC} =5V	3.5			V
Chroma Output Amplification(IH Delay)	v _{18-D}	5	V _{CC} =5V, Pin②input, Chroma 0.4V _{p-p}	0.34		0.47	v _{p-p}
Chroma Output DC offset	V _{offset}	6	V _{CC} =5V, Pin②pulse input			100	mV
IH Delay/Normal Crosstalk	CT	7	V _{CC} =5V, Pin②input, Chroma 0.4V _{p-p}			-35	dB
Head Amp. Sw Pulse Input Sensitivity	S ₁₉	7	V _{CC} =5V	3.5			V
Jumping Pulse Input Sensitivity	S ₁₂	6	V _{CC} =5V	4.2			V
Inverter off Input Sensitivity	S ₁	8	V _{CC} =5V	3.5			V
SP Mode Range	S ₁₄₋₁	9	V _{CC} =5V			2	V
LP Normal Mode Range(1)	S ₁₄₋₂	9	V _{CC} =5V	2.75		3.25	V
LP Still Mode Range	S ₁₄₋₃	9	V _{CC} =5V	3.8		4.3	V
LP Normal Mode Range(2)	S ₁₅₋₁	10	V _{CC} =5V			2	V
LP Cue Mode Range	S ₁₅₋₂	10	V _{CC} =5V	2.75		3.25	V
LP Rev Mode Range	S ₁₅₋₃	10	V _{CC} =5V	3.8		4.3	V
HSS Input Sensitivity	S ₅	11	V _{CC} =5V	2			V
HSS M.M Width	t _{w-8}	11	V _{CC} =5V, R=68kΩ, C=1000pF	43		57	μs
HD Output Amplification	v ₈	11	V _{CC} =5V			3.8	V
HSS M.M Pull-in Range	I ₆	12	V _{CC} =5V	0.4		0.8	mA
Chattering Preventive M.M Pull-in Current	I ₁₃	12	V _{CC} =5V	0.6		1.1	mA
Chattering Preventive M.M Width	t _{w-13}	13	V _{CC} =5V, R=47kΩ, C=0.027μF	1.3		2.1	ms
Side Lock Preventive Pulse Flow-in Current	I _{IN-10}	13	V _{CC} =5V	2		6	mA
Side Lock Preventive Pulse	I ₀₋₁₀	13	V _{CC} =5V	1		4	mA



Note : Operating Supply voltage range V_{cc(op)}=4.5~5.5V


Test Circuit 1 (I_{CC})Test Circuit 2 (v_{18-N} , v_2)Test Circuit 3 (G_{16})Test Circuit 4 (S_7)• S_7

voltage when Pin ⑩ voltage increases from 0.5V or less to 2.5V, increasing E_1 voltage from 0V

Test Circuit 5 (v_{18-D})**Test Circuit 6 (V_{offset} , S_{12})****Test Circuit 7 (CT, S_{19})**

● S_{19}
 E_1 voltage when Pin ⑩ amplification is 0.3 V_{p-p} or more, increasing E_1 from 0V

Test Circuit 8 (S_1)

Test Circuit 9 (S₁₄₋₁, S₁₄₋₂, S₁₄₋₃)


- S₁₄₋₁ SW1 → OPEN, SW2 → OPEN
Range until the current value reaches up to 0.8mA by increasing E₁ from 0V

- S₁₄₋₂ SW1 → V_{CC}, SW2 → 4.5V
Range Pin ⑩ voltage becomes 3.5V or less by increasing E₁ from the upper limit value in SP mode



- S₁₄₋₃ SW → V_{CC}, SW2 → 4.5V
Range Pin ⑩ voltage becomes 3.5V or more by increasing E₁ from the upper limit value in LP mode

- S₁₅₋₁
Range in which E₁ increases from 0V and a continuous wave is generated

- S₁₅₋₂
Range in which E₁ increases and a waveform as shown in the figure below is generated





- S₁₅₋₃
Range in which E₁ increases and a waveform as shown in the figure below is generated

Test Circuit 10 (S₁₅₋₁, S₁₅₋₂, S₁₅₋₃)Test Circuit 11 (S₅, t_{w-8}, V₈)


- S₅
When Pin ⑧ pulse amplification becomes 3.5V or more by increasing input pulse width

- t_{w-8}, V₈


Test Circuit 12 (I₆, I₁₃)

- I₆ = A₂

- I₁₃ = A₁

Test Circuit 13 (t_{W-13} , I_{IN-10} , I_{O-10})

■ Application Circuit



■ Functional Explanation

Relationships between Pin⑭/⑯ and Modes

Pin⑭ Voltage	L	M	H
L	SP	LP Normal	LP Still
M	SP	LP Cue	Disable Mode
H	SP	LP Rev	Disable Mode

Side Lock Pulse Operation for Special Characteristics


Pin⑦ Voltage	Pin⑧ Voltage	Pin⑩ Output
L	L	M irrespective of Pin⑨ input
L	H	Pin⑨ Output to be made as it is
H	L	M irrespective of Pin⑨ input
H	H	M irrespective of Pin⑨ input

(Pin⑩ : M=1/2V_{cc} fixed)

SW Condition in Modes

	SP	LP Normal	LP Cue	LP Rev	LP Still
SW1	A	A	½ FF1 H→B L→A	½ FF1 H→B L→A	Pin⑯ H→B L→A
SW2	OPEN	OPEN	A	A	B
SW3	B	B	Pin⑯ H→A L→B	Pin⑯ H→A L→B	B
SW4	B	B	½ FF2 H→A L→B	½ FF2 H→A L→B	B
SW5	×	×	B	A	×
SW6	×	×	B	A	×
SW7	OFF	OFF	ON	ON	ON
SW8	OFF	OFF	ON	ON	ON
SW9	B	B	A	A	B

(1) 50μs M.M external constant setting method



① Rise time


$$t_1 = RC \ln 2$$

② Fall time

$$t_2 = RC \ln \frac{R_{Io} - \frac{1}{2}V_{cc}}{R_{Io} - V_{cc}}$$

($\because I_{Io}$: Pin ⑯ pull-in current)

(2) Chattering preventive M.M external constant setting method




① Rise time

$$t_1 = RC \ln 3.3 \text{ (due to thresh electric potential = 3.5V)}$$

② Fall time

$$t_2 = RC \ln \frac{R_{Io} - 0.3V_{cc}}{R_{Io} - V_{cc}}$$

($\because I_{Io}$: Pin ⑯ pull-in current)

- Since t_3 pulse serves as control signal to decide whether good or bad in the fall time t_2 , set as follows:

$$t_2 \geq 100\mu s$$

Request for your special attention and precautions in using the technical information and semiconductors described in this book

- (1) If any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and regulations of the exporting country, especially, those with regard to security export control, must be observed.
- (2) The technical information described in this book is intended only to show the main characteristics and application circuit examples of the products. No license is granted in and to any intellectual property right or other right owned by Panasonic Corporation or any other company. Therefore, no responsibility is assumed by our company as to the infringement upon any such right owned by any other company which may arise as a result of the use of technical information described in this book.
- (3) The products described in this book are intended to be used for standard applications or general electronic equipment (such as office equipment, communications equipment, measuring instruments and household appliances). Consult our sales staff in advance for information on the following applications:
 - Special applications (such as for airplanes, aerospace, automobiles, traffic control equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
 - Any applications other than the standard applications intended.
- (4) The products and product specifications described in this book are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (5) When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions (operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute maximum rating on the transient state, such as power-on, power-off and mode-switching. Otherwise, we will not be liable for any defect which may arise later in your equipment.
 - Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.
- (6) Comply with the instructions for use in order to prevent breakdown and characteristics change due to external factors (ESD, EOS, thermal stress and mechanical stress) at the time of handling, mounting or at customer's process. When using products for which damp-proof packing is required, satisfy the conditions, such as shelf life and the elapsed time since first opening the packages.
- (7) This book may be not reprinted or reproduced whether wholly or partially, without the prior written permission of our company.

20080805