Power MOSFET -2.3 Amps, -16 Volts

Dual SO-8 Package

Features

- High Efficiency Components in a Single SO-8 Package
- High Density Power MOSFET with Low R_{DS(on)}
- Logic Level Gate Drive
- SO-8 Surface Mount Package, Mounting Information for SO-8 Package Provided

Applications

Power Management in Portable and Battery-Powered Products, i.e.:
 Computers, Printers, PCMCIA Cards, Cellular and Cordless Telephones

MOSFET MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V_{DSS}	-16	V
Gate-to-Source Voltage - Continuous	V_{GS}	±10	V
Thermal Resistance – Junction–to–Ambient (Note 1) Total Power Dissipation @ T _A = 25°C Continuous Drain Current @ T _A = 25°C Continuous Drain Current @ T _A = 100°C Pulsed Drain Current (Note 4)	R _{0JA} P _D I _D I _D	175 0.71 -2.3 -1.45 -9.0	°C/W W A A
Thermal Resistance – Junction–to–Ambient (Note 2) Total Power Dissipation @ T _A = 25°C Continuous Drain Current @ T _A = 25°C Continuous Drain Current @ T _A = 100°C Pulsed Drain Current (Note 4)	R _{0JA} P _D I _D I _{DM}	105 1.19 -2.97 -1.88 -12	°C/W W A A
Thermal Resistance – Junction–to–Ambient (Note 3) Total Power Dissipation @ T _A = 25°C Continuous Drain Current @ T _A = 25°C Continuous Drain Current @ T _A = 100°C Pulsed Drain Current (Note 4)	R _{θJA} P _D I _D I _{DM}	62.5 2.0 -3.85 -2.43 -15	°C/W W A A
Operating and Storage Temperature Range	T _J , T _{stg}	-55 to +150	°C
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^{\circ}C$ ($V_{DD} = -16$ Vdc, $V_{GS} = -4.5$ Vdc, Peak $I_L = -5.0$ Apk, $L = 28$ mH, $R_G = 25 \Omega$)	E _{AS}	350	mJ
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	T _L	260	°C

- 1. Minimum FR-4 or G-10 PCB, Steady State.
- Mounted onto a 2" square FR-4 Board (1" sq. 2 oz Cu 0.06" thick single sided), Steady State.
- Mounted onto a 2" square FR-4 Board (1" sq. 2 oz Cu 0.06" thick single sided), t ≤ 10 seconds.
- 4. Pulse Test: Pulse Width = 300 μs, Duty Cycle = 2%.




ON Semiconductor®

http://onsemi.com


V _{DSS}	R _{DS(ON)} TYP	I _D MAX		
–16 V	100 mΩ @ -4.5 V	-2.3 A		

P-Channel






SO-8 CASE 751 STYLE 11



ED2P01 = Device Code A = Assembly Location

Y = Year WW = Work Week

PIN ASSIGNMENT



Top View

ORDERING INFORMATION

Device	Package	Shipping [†]
NTMD2P01R2	SO-8	2500/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted) (Note 5)

Characteristic			Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–to–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = -250 μAdc) Temperature Coefficient (Positive)			–16 –	_ _12.7	_ _	Vdc mV/°C
` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` `)	I _{DSS}	_	-12.7	_	,
Zero Gate Voltage Drain Current $ (V_{DS} = -16 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 25^{\circ}\text{C}) $ $ (V_{DS} = -16 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C}) $			-	- -	-1.0 -10	μAdc
Gate-Body Leakage Current (V _{GS} = -10 Vdc, V _{DS} = 0 Vdc)			-	-	-100	nAdc
Gate–Body Leakage Current (V _{GS} = +10 Vdc, V _{DS} = 0 Vdc)			_	-	100	nAdc
ON CHARACTERISTICS						
Gate Threshold Voltage $(V_{DS} = V_{GS}, I_D = -250 \mu Adc)$ Temperature Coefficient (Negative)			-0.5 -	-0.90 2.5	-1.5 -	Vdc mV/°C
Static Drain-to-Source On-State Resistance $ (V_{GS} = -4.5 \text{ Vdc}, I_D = -2.4 \text{ Adc}) $ $ (V_{GS} = -2.7 \text{ Vdc}, I_D = -1.2 \text{ Adc}) $ $ (V_{GS} = -2.5 \text{ Vdc}, I_D = -1.2 \text{ Adc}) $ $ (V_{GS} = -2.5 \text{ Vdc}, I_D = -1.2 \text{ Adc}) $			- - -	0.070 0.100 0.110	0.100 0.130 0.150	Ω
Forward Transconductance ($V_{DS} = -10 \text{ Vdc}, I_D = -1.2 \text{ Adc}$)			ı	4.2	_	Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	1	540	750	pF
Output Capacitance	$(V_{DS} = -16 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, $ f = 1.0 MHz)	C _{oss}	ı	215	325	
Reverse Transfer Capacitance	,	C _{rss}	-	100	175	
SWITCHING CHARACTERISTICS (N	Notes 6 and 7)					
Turn-On Delay Time		t _{d(on)}	-	10	20	ns
Rise Time	$(V_{DD} = -10 \text{ Vdc}, I_D = -2.4 \text{ Adc}, V_{GS} = -4.5 \text{ Vdc},$	t _r	1	35	65	
Turn-Off Delay Time	$R_G = 6.0 \Omega$)	t _{d(off)}	1	33	60	
Fall Time		t _f	1	29	55	
Turn-On Delay Time		t _{d(on)}	-	15	_	ns
Rise Time	$(V_{DD} = -10 \text{ Vdc}, I_D = -1.2 \text{ Adc}, V_{GS} = -2.7 \text{ Vdc},$	t _r	-	40	_	
Turn-Off Delay Time	$R_G = 6.0 \Omega$	t _{d(off)}	-	35	-	
Fall Time		t _f	-	35	-	
Total Gate Charge	(V _{DS} = −16 Vdc,	Q _{tot}	_	10	18	nC
Gate-Source Charge	$V_{GS} = -4.5 \text{ Vdc},$	Q _{gs}	-	1.5	_	
Gate-Drain Charge	I _D = -2.4 Adc)	Q_{gd}	-	5.0	_	
BODY-DRAIN DIODE RATINGS (No	ote 6)					
Diode Forward On-Voltage	$(I_S = -2.4 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = -2.4 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$	V _{SD}	-	-0.88 -0.75	-1.0 -	Vdc
Reverse Recovery Time		t _{rr}	-	37	-	ns
	$(I_S = -2.4 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, \\ dI_S/dt = 100 \text{ A/}\mu\text{s})$	ta	_	16	_	
		t _b	-	21	_	
Reverse Recovery Stored Charge		Q _{RR}	_	0.025	_	μС

- Handling precautions to protect against electrostatic discharge is mandatory.
 Indicates Pulse Test: Pulse Width = 300 μs max, Duty Cycle = 2%.
 Switching characteristics are independent of operating junction temperature.




Figure 1. On-Region Characteristics.




Figure 2. Transfer Characteristics.




Figure 3. On-Resistance vs. Gate-to-Source Voltage.




Figure 4. On–Resistance vs. Drain Current and Gate Voltage.




Figure 5. On–Resistance Variation with Temperature.





Figure 6. Drain-to-Source Leakage Current vs. Voltage.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge






Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Resistive Switching Time Variation versus Gate Resistance




Figure 11. Diode Forward Voltage versus Current




Figure 12. Diode Reverse Recovery Waveform






Figure 13. FET Thermal Response

PACKAGE DIMENSIONS

SO-8 CASE 751-07 **ISSUE AB**



SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

NOTES:

- AND LES.

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.

 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.

 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. 751–01 THRU 751–06 ARE OBSOLETE. NEW
- STANDARD IS 751-07.

	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.80	5.00	0.189	0.197	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.053	0.069	
D	0.33	0.51	0.013	0.020	
G	1.27 BSC		0.050 BSC		
Н	0.10	0.25	0.004	0.010	
J	0.19	0.25	0.007	0.010	
K	0.40	1.27	0.016	0.050	
M	0 °	8 °	0 °	8 °	
N	0.25	0.50	0.010	0.020	
,	5.80	6.20	0.338	0.244	

STYLE 11:

SOURCE 1 PIN 1.

- 2. GATE 1
- 3. SOURCE 2
- GATE 2 DRAIN 2
- DRAIN 2 6.
- DRAIN 1
- DRAIN 1

ON Semiconductor and was are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its partnif rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.