Power MOSFET

-20 V, -8.2 A, μCool™ Single P-Channel, 2.0x2.0x0.8 mm WDFN Package

Features

- WDFN Package with Exposed Drain Pads for Excellent Thermal Conduction
- Low Profile WDFN (2.0x2.0x0.8 mm) for Board Space Saving
- Ultra Low R_{DS(on)}
- ESD Diode-Protected Gate
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- Optimized for Power Management Applications for Portable Products, such as Smart Phones, Media Tablets, PMP, DSC, GPS, and Others
- Battery Switch
- High Side Load Switch

MAXIMUM RATINGS ($T_J = 25^{\circ}C$ unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V _{DSS}	-20	V
Gate-to-Source Voltage	Gate-to-Source Voltage			±8.0	V
Continuous Drain	Steady	T _A = 25°C	I _D	-8.2	Α
Current (Note 1)	State	T _A = 85°C		-5.9	
	t ≤ 5 s	T _A = 25°C		-11.2	
Power Dissipation (Note 1)	Steady State T _A = 25°C		P _D	1.8	W
	t ≤ 5 s			3.4	
Continuous Drain		T _A = 25°C	I _D	-5.0	Α
Current (Note 2)	Steady	T _A = 85°C		-3.6	
Power Dissipation (Note 2)	State	T _A = 25°C	P _D	0.7	W
Pulsed Drain Current	t _p =	10 μs	I _{DM}	-40	Α
Operating Junction and Storage Temperature			T _J , T _{STG}	–55 to 150	°C
ESD (HBM, JESD22-A114)			V _{ESD}	2000	V
Source Current (Body Diode) (Note 2)			I _S	-1.1	Α
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
- Surface Mounted on FR4 Board using the minimum recommended pad size, (30 mm², 2 oz Cu).


1



ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX
	18 mΩ @ –4.5 V	
-20 V	25 mΩ @ -2.5 V	-8.2 A
20 1	50 mΩ @ –1.8 V	0.27
	90 mΩ @ –1.5 V	



MARKING DIAGRAM

WDFN6 1



CASE 506AP




AC = Specific Device Code

M = Date Code

■ = Pb-Free Package

(Note: Microdot may be in either location)

PIN CONNECTIONS



ORDERING INFORMATION

Device	Package	Shipping [†]
NTLJS3A18PZTWG	WDFN6	10000/Tape &
NTLJS3A18PZTXG	(Pb-Free)	Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 1)	$R_{ hetaJA}$	69	
Junction-to-Ambient - t ≤ 5 s (Note 1)	$R_{ heta JA}$	37	°C/W
Junction-to-Ambient - Steady State Min Pad (Note 2)	$R_{ heta JA}$	186	

Parameter	Symbol	Test Condition	s	Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V, } I_{D} = -250 \mu\text{A}$		-20			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J	$I_D = -250 \mu A$, Ref to	25°C		11.5		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}$	T _J = 25°C			-1.0	μА
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 5$	5.0 V			±5.0	μΑ
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_{D} = -25$	50 μ A	-0.4		-1.0	V
Gate Threshold Temperature Coefficient	V _{GS(TH)} /T _J				3.9		mV/°C
Drain-to-Source On-Resistance	R _{DS(on)}	$V_{GS} = -4.5 \text{ V}, I_D = -$	7.0 A		14.6	18	mΩ
		$V_{GS} = -2.5 \text{ V}, I_D = -$	5.0 A		20	25	1
		$V_{GS} = -1.8 \text{ V}, I_D = -$	3.0 A		25	50	
	$V_{GS} = -1.5 \text{ V}, I_D = -1.0 \text{ A}$		1.0 A		40	90	1
Forward Transconductance	9 _{FS}	$V_{DS} = -15 \text{ V}, I_{D} = -3$	3.0 A		40		S
CHARGES, CAPACITANCES AND GA	ATE RESISTANO	CE					
Input Capacitance	C _{ISS}	$V_{GS} = 0 \text{ V, f} = 1.0 \text{ MHz,}$ $V_{DS} = -15 \text{ V}$			2240		pF
Output Capacitance	C _{OSS}				240		
Reverse Transfer Capacitance	C _{RSS}				210		1
Total Gate Charge	Q _{G(TOT)}	$V_{GS} = -4.5 \text{ V}, V_{DS} = -15 \text{ V},$ $I_{D} = -4.0 \text{ A}$			28		nC
Threshold Gate Charge	Q _{G(TH)}				1.0		1
Gate-to-Source Charge	Q _{GS}				2.9		-
Gate-to-Drain Charge	Q _{GD}				8.8		
SWITCHING CHARACTERISTICS (No	ote 4)					-	
Turn-On Delay Time	t _{d(ON)}	$V_{GS} = -4.5 \text{ V}, V_{DD} = -15 \text{ V},$ $I_{D} = -4.0 \text{ A}, R_{G} = 1.0 \Omega$			8.6		ns
Rise Time	t _r				15		1
Turn-Off Delay Time	t _{d(OFF)}				150		1
Fall Time	t _f				88		1
DRAIN-SOURCE DIODE CHARACTE	RISTICS					-	
Forward Recovery Voltage	Recovery Voltage V _{SD} T _J = 2	T _J = 25°C		-0.63	-1.0	.,	
		$V_{GS} = 0 \text{ V}, I_S = -1.0 \text{ A}$ $T_J = 12$	T _J = 125°C		-0.50		· V
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V, } d_{ SD}/d_t = 100 \text{ A/}\mu\text{s,}$ $I_S = -1.0 \text{ A}$			26.1		
Charge Time	t _a				10.2		ns
Discharge Time	t _b				15.9		1
Reverse Recovery Time	Q _{RR}				12		nC

- Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and **Gate Voltage**




Figure 5. On-Resistance Variation with **Temperature**





Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL CHARACTERISTICS



0.90 0.80 0.70 -V_{GS(th)} (V) 0.60 0.50 0.40 0.30 0.20 0.10 -50 -25 50 75 100 150 T.I, JUNCTION TEMPERATURE (°C)

Figure 11. Threshold Voltage

700 600 500 400 200 100 1.E-05 1.E-03 1.E-01 1.E+01 1.E+03

Figure 12. Single Pulse Maximum Power Dissipation

SINGLE PULSE TIME (s)

TYPICAL CHARACTERISTICS




Figure 13. Maximum Rated Forward Biased Safe Operating Area





Figure 14. FET Thermal Response

PACKAGE DIMENSIONS

WDFN6 CASE 506AP ISSUE B




NOTES

- Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. DIMENSION b APPLIES TO PLATED TERMINAL AND
- DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.20mm FROM TERMINAL.
- 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
- 5. CENTER TERMINAL LEAD IS OPTIONAL. TERMINAL LEAD IS CONNECTED TO TERMINAL LEAD # 4.
- 6. PINS 1, 2, 5 AND 6 ARE TIED TO THE FLAG.

	MILLIMETERS		
DIM	MIN	MAX	
Α	0.70	0.80	
A1	0.00	0.05	
A3	0.20	REF	
b	0.25	0.35	
b1	0.51	0.61	
D	2.00 BSC		
D2	1.00	1.20	
E	2.00 BSC		
E2	1.10 1.30		
е	0.65 BSC		
K	0.15 REF		
L	0.20	0.30	
L2	0.20	0.30	
J	0.27 REF		
J1	0.65 REF		

SOLDERMASK DEFINED MOUNTING FOOTPRINT



μCool is a trademark of Semiconductor Components Industries, LLC (SCILLC).

BOTTOM VIEW

b

Ф

0.10 | C | A | B

0.05 C NOTE 3

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit

В

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canad Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative