

# MN8355

## Display Processor Unit(DPU)


### ■ Outline

The DPU(Display Processor Unit)ME8355 is a basic LSI for a bit map multiwindow display unit which has realized flexible controls (non-interlace,interlace,interlace shrunk scan)for the CRT display unit,and high-speed data transfer control functions for the image memory,which stores original pictures,and the video memory,which stores CRT display data.

### ■ Features

- High-speed data transfer function  
High-speed transfer of rectangular area data in the video memory and image memory data enlargement/reduction
- 8 kinds of operations for transfer-to data
- CRT display control function  
3 scan modes
- Cursor control function  
255 x 255 optionally shaped cursor display enabled  
Background data mask function at cursor display time
- Two dimensional coordiantes control function  
Specification of the two dimensional coordinates of data transfer control parameters for the video memory and image memory
- Flexible system configuration  
2 pin functions of MAX and MIN modes
- Memory space:1M words for the video memory,8M words for the image memory
- No.of display pixels:Max.4,096 x 4,096 dots
- Transfer control speed:500 ns/word(max.clock at 16 MHz)
- Internal and external buses of 16 bits/word
- 84-pin flag package


### ■ Pin Configuration



### ■ Applications

- Work stations
- Intelligent terminals
- Word processors
- Personal computers,etc.

## ■ Block Diagram



## ■ Absolute Maximum Ratings ( $T_a=95^{\circ}\text{C}$ , $T_j \leq 150^{\circ}\text{C}$ )

Item	Symbol	Rating	Unit
Supply voltage	$V_{DD}$	-0.3~7	V
Pin voltage	$V_{IN}$	-0.3~ $V_{DD}+0.3$	V
Power consumption	$P_D$	400	mW
Operating ambient temperature	$T_{opr}$	0~+95	$^{\circ}\text{C}$
Storage temperature	$T_{stg}$	-55~+150	$^{\circ}\text{C}$

## ■ Recommended Operating Conditions

$V_{DD}=5V \pm 5\%$ ,  $V_{SS}=0V$ ,  $T_{opr}=0$  to  $70^{\circ}\text{C}$

## ■ Electrical Characteristics

● DC Characteristics ( $V_{DD}=5V \pm 5\%$ ,  $V_{SS}=0V$ ,  $T_a=0$  to  $70^{\circ}\text{C}$ )

Item	Symbol	Condition	min.	typ.	max.	Unit
Supply current	$I_{DD}$				80	mA
Power consumption	$P_D$				400	mW
Input voltage	Input pins other than CLK	$V_{IH}$	2.4 to $V_{DD}$ for $\overline{\text{HWT}}$	2.0	$V_{DD}$	V
		$V_{IL}$		0	0.8	V
	CLK input	$V_{ICH}$		3.0	$V_{DD}$	V
		$V_{ICL}$		0	0.8	V
Input current	Input pin	$I_{IN1}$	$V_{IN}=0.4V \sim V_{DD}$	-10	10	$\mu\text{A}$
	3rd pin	$I_{IN2}$	$V_{IN}=0.4V = V_{DD}$	-10	10	$\mu\text{A}$
	Open drain	$I_{IN3}$		-150	10	$\mu\text{A}$
Output voltage	"H" output pin	$V_{OH}$	$I_{OH} = -400\mu\text{A}$	2.4	$V_{DD}$	V
	"L" 3rd pin	$V_{OL}$	$I_{OL} = 2\text{mA}$	0	0.45	V
	"L" open drain	$V_{OLOD}$	$I_{OL} = 2\text{mA}$	0	0.45	V
Input capacitance	$C_T$	$f=1\text{MHz}$ , $V_{offset}=2V$		5		pF
Output capacitance	$C_O$	$f=1\text{MHz}$ , $V_{offset}=2V$		10		pF

● AC Characteristics ( $V_{DD}=5V\pm 5\%$ ,  $V_{SS}=0V$ ,  $T_a=0$  to  $70^\circ C$ )

1. Operating Conditions

Item	Symbol	Condition	min.	typ.	max.	Unit
Input clock cycle	$t_{cyc}$		62.5		1000	ns
Clock "H" level pulse width	$t_{WH}$		15			ns
Clock "L" level pulse width	$t_{WL}$		15			ns
Clock fall time	$t_{CF}$				10	ns
Clock rise time	$t_{CR}$				10	ns
$\overline{DS} \searrow \sim \overline{DAK} \searrow$	$t_A$		0			ns
$\overline{DAK} \searrow$ fall time	$t_B$				30	ns
$\overline{DS} \nearrow \sim \overline{DAK} \nearrow$	$t_C$		0			ns
$\overline{DAK} \nearrow$ rise time	$t_D$				30	ns
Data delay time from $\overline{DAK} \searrow$	$t_E$	At read cycle time			50	ns
Data hold time to $\overline{DAK}$	$t_F$	At ready cycle time	0			ns
$\overline{BSRQ} \searrow \sim \overline{BSAV} \nearrow$	$t_G$		0			ns
$\overline{BSAV}$ rise time	$t_H$				30	ns
$\overline{DS} \searrow \sim \overline{BSAV} \searrow$	$t_I$		0			ns
$\overline{BSAV}$ fall time	$t_J$			30	ns	
Setup time to CLK $\nearrow$	$t_a$		40			ns
Hold time to CLK $\nearrow$	$t_b$		3			ns
Setup time to CLK $\nearrow$	$t_c$		30			ns
Setup time to CLK $\nearrow$	$t_d$		30		ns	
RS0, RS1, setup time to $\overline{HWT}$ , $\overline{HRD}$	$t_{HA}$		20			ns
RS0, RS1 hold time to $\overline{HWT}$ , $\overline{HRD}$	$t_{HB}$		20			ns
Data setup time to $\overline{HWT}$	$t_{HC}$		20			ns
Data hold time to $\overline{HWT}$	$t_{HD}$		20			ns
$\overline{HWT}$ pulse width	$t_{HE}$		250			ns
$\overline{HRD}$ pulse width	$t_{HF}$		250			ns
$\overline{HWT}$ , $\overline{HRD}$ fall time	$t_{HG}$			30	ns	
$\overline{HWT}$ , $\overline{HRD}$ rise time	$t_{HH}$			30	ns	
Timer from $\overline{HWT} \nearrow$ to $\overline{HRD} \searrow$	$t_{HJ}$		200			ns

2. Operation Characteristics ( $t_{cyc}=83.3ns$  (12MHz))

Item	Symbol	Condition	min.	typ.	max.	Unit
$\overline{BSRQ} \searrow$ through $\overline{AS} \searrow$	$t_1$	BSAV fixed at "H"	130		190	ns
Address setup time to $\overline{AS}$	$t_2$		50		100	ns
$\overline{OE} \searrow \sim \overline{AS} \searrow$	$t_3$		60		100	ns
IWT, IM0-6 preceding time to $\overline{AS}$	$t_4$		60		100	ns
$\overline{BSRQ}$ pulse width	$t_5$	BSAV fixed at "H"	130		190	ns
$\overline{AS} \searrow \sim \overline{DS} \searrow$	$t_6$		70		100	ns
Address hold time to $\overline{AS}$	$t_7$		70		120	ns
$\overline{AS} \searrow \sim \overline{OE} \nearrow$	$t_8$	At read cycle time	70		100	ns
$\overline{DS}$ pulse width	$t_9$	$\overline{DAK}$ fixed at "L"	270		400	ns
$\overline{DAK} \searrow \sim \overline{DS} \nearrow$	$t_{10}$		200		500	ns
$\overline{DS} \nearrow$ through next $\overline{BSRQ} \searrow$	$t_{11}$		70			ns
$\overline{DS} \nearrow \sim \overline{AS} \nearrow$	$t_{12}$		70		100	ns

## 2. Operation Characteristics (tcyc=83.3 ns (12MHz) (Continued) )

Item	Symbol	Condition	min.	typ.	max.	Unit
IWT, IM0-6 holds time to $\overline{DS}$	t <sub>13</sub>		70		110	ns
$\overline{DS}$ through $\sim OE$	t <sub>14</sub>	At write cycle time	70		110	ns
Data hold time to $\overline{DS}$	t <sub>15</sub>		70			ns
$\overline{AS}$ through data send	t <sub>16</sub>	At write cycle	80		130	ns
BSAV through $\overline{AS}$	t <sub>17</sub>		130		400	ns
CLK through $\overline{VAS}$	t <sub>20</sub>		15		50	ns
Next CLK through $\overline{VAS}$	t <sub>21</sub>		15		50	ns
CLK through address output	t <sub>22</sub>		20		70	ns
Next CLK through address output stop	t <sub>23</sub>		22		70	ns
CLK through MS0-2, VM0-3 send	t <sub>24</sub>		20		70	ns
Next CLK through data output	t <sub>25</sub>		22		70	ns
CLK through data stop	t <sub>26</sub>		22		70	ns
CLK through MST0-2, VM0-3 stop	t <sub>27</sub>		15		70	ns
CLK through HSYN, BLNK output/stop	t <sub>28</sub>				100	ns
CLK through VSYN, EXSYN output/stop	t <sub>29</sub>				150ns	
$\overline{BSRQ}$ through $\sim ACT$	t <sub>30</sub>	BSAV fixed at "H"	70		110	ns
$\sim ACT$ through $\overline{DS}$	t <sub>31</sub>		130		190	ns
Address setup time to $\overline{DS}$	t <sub>32</sub>		110		190	ns
IWT, IM0-6 setup time to $\overline{DS}$	t <sub>33</sub>		130		190	ns
Data setup time to $\overline{DS}$	t <sub>34</sub>	At write cycle time	110		190	ns
$\overline{DS}$ through $\sim ACT$	t <sub>35</sub>		70		100	ns
Address hold time to $\overline{DS}$	t <sub>36</sub>		70		100	ns
Data hold time to $\overline{DS}$	t <sub>37</sub>		70		100	ns
BSAV through $\sim ACT$	t <sub>38</sub>		70		300	ns
Read access time	t <sub>40</sub>	At read cycle time			150	ns
Data hold time	t <sub>41</sub>	At read cycle time	5			ns



## 3. Operation Characteristics (tcyc=62.5ns (16MHz) )

Item	Symbol	Condition	min.	typ.	max.	Unit
$\overline{BSRQ}$ through $\overline{AS}$	t <sub>1</sub>	BSAV fixed at "H"	100		150	ns
Address setup time to $\overline{AS}$	t <sub>2</sub>		30		70	ns
$\sim OE$ through $\overline{AS}$	t <sub>3</sub>		40		75	ns
IWT, IM0-6 preceding time to $\overline{AS}$	t <sub>4</sub>		40		75	ns
$\overline{BSRQ}$ pulse width	t <sub>5</sub>	BSAV fixed at "H"	100		150	ns
$\overline{AS}$ through $\sim DS$	t <sub>6</sub>		40		75	ns
Address hold time to $\overline{AS}$	t <sub>7</sub>		40		100	ns
$\overline{AS}$ through $\sim OE$	t <sub>8</sub>	At read cycle time	40		80	ns
$\overline{DS}$ pulse width	t <sub>9</sub>	$\overline{DAK}$ fixed at "L"	200		300	ns
$\overline{DAK}$ through $\sim DS$	t <sub>10</sub>		150		400	ns
$\sim DS$ through next $\overline{BSRQ}$	t <sub>11</sub>		40			ns

## 3. Operation Characteristics (tcyc=62.5ns (16MHz) (Continued) )

Item	Symbol	Condition	min.	typ.	max.	Unit
$\overline{DS} \nearrow \sim \overline{AS} \nearrow$	$t_{12}$		40		75	ns
IWT, IM0-6 hold time to $\overline{DS}$	$t_{13}$		40		80	ns
$\overline{DS} \nearrow \sim \overline{OE} \nearrow$	$t_{14}$	At write cycle time	40		80	ns
Data hold time to $\overline{DS}$	$t_{15}$		40			ns
$\overline{AS} \searrow$ through data send	$t_{16}$	At write cycle time	60		110	ns
BSAV $\nearrow$ through $\overline{AS} \searrow$	$t_{17}$		100		300	ns
CLK $\nearrow$ through $\overline{VAS} \searrow$	$t_{20}$		15		50	ns
Next CLK $\nearrow$ through $\overline{VAS} \searrow$	$t_{21}$		15		50	ns
CLK $\nearrow$ through address output	$t_{22}$		20		70	ns
Next CLK $\nearrow$ through address output time	$t_{23}$		22		70	ns
CLK $\nearrow$ through MST0-2, VM0-3 stop	$t_{24}$		20		70	ns
Next CLK $\nearrow$ through data stop	$t_{25}$		22		70	ns
CLK $\nearrow$ through data stop	$t_{26}$		22		70	ns
CLK $\nearrow$ MST0-2, VM0-3 stop	$t_{27}$		15		70	ns
CLK $\nearrow$ through HSYN, BLNK output/stop	$t_{28}$				100	ns
CLK $\nearrow$ through VSYN, EXSYN output/stop	$t_{29}$				150	ns
BSRQ $\searrow \sim \overline{ACT} \searrow$	$t_{30}$	BSAV=fixed at "H"	40		75	ns
$\overline{ACT} \searrow \sim \overline{DS} \searrow$	$t_{31}$		100		150	ns
Address setup time to $\overline{DS}$	$t_{32}$		90		150ns	
IWT, IM0-6 setup time to $\overline{DS}$	$t_{33}$		100		150	ns
Data setup time to $\overline{DS}$	$t_{34}$	At write cycle time	90		150	ns
$\overline{DS} \searrow$ through $\overline{ACT} \searrow$	$t_{35}$		40		75	ns
Addes hold time to $\overline{DS}$	$t_{36}$		40		75	ns
Data hold time to $\overline{DS}$	$t_{37}$		40		75	ns
BSAV $\nearrow$ through $\overline{ACT} \searrow$	$t_{38}$		40		230	ns
Read access time	$t_{40}$	At read cycle time			150	ns
Data hold time	$t_{41}$	At read cycle time	5			ns

## ● AC Characteristics Measuring Load



### ■ Pin Descriptions(MAX Mode)

Pin No.	Symbol	I/O	Description
1 2 79~83	IM5 IM6 IM0~IM4	O	Upper 7bits of the image memory address (lower 16bits are sent in a time sharing manner through IBS00-IBS15.
3~18	IBS00~IBS15	I/O	Pins to serve as data transfer routes between the inside of the DPU and the image memory. Data information and address information is inputted/outputted synchronously with DS and AS, respectively. IBS00 is the MSB.
19~34	DT00~DT15	I/O	Pins to serve as communication routes for command parameters and read data between the DPU and host processor
35 36	RSI RS0	I	Pins to select communication registers inside the DPU
37	HRD	I	Pin to specify a transfer direction at DT00~DT15.
38	HWT	I	Pin to specify a transfer direction at DT00~DT15. Write data for DT00~DT15 is latched at a rear edge.
39	IRQ	O	Interrupt request signal due to a factor caused inside the DPU. It is outputted as far as there exists an interrupt factor.
40	MAX/MIN	I	MAX/MIN mode switching input. MAX mode at "H" level input time, and MIN mode at "L" level input
41	RST	I	Reset input pin
42	V <sub>ss</sub>	—	GND
43	BLNK	O	Blanking control signal output pin to the CRT unit
44	HSYN	O	Horizontal sync. signal output pin to the CRT unit
45	VSYN	I/O	Vertical sync. signal output pin to the CRT unit
46	EXSYN	I/O	Functions as an output pin when the DPU is placed in the master mode, and as an input pin when placed in the slave mode. In the master mode, it outputs the VSYNC signal at non-interlace time, and only the VYNC signal for an odd-number field at interlace time.
47	CLK	I	Clock input pin to the DPU. Clock with one fourth cycle of a basic video memory cycle
48~50	MST2~MST0	O	Cycle status signal to the video memory. Outputted synchronously with VAS.
51	VAS	O	Sync. signal to access the video memory. always outputted at 4 clocks a cycle. Used to synchronize the peripheral circuit, which control the video memory, and a DPU operation timing.
52	BSAV	I	Response signal to the BSRQ signal. Data transfer starts when logic "1" of this signal is detected after sending the BSRQ signal.
53	BSRQ	O	Bus use right request signal outputted prior to data transfer
54	DAK	I	Response signal to DA outputted from the DPU. Used as an image memory data latch check signal at data send time, and used to inform the DPU at data input time that data information to be inputted has been set on the bus.

### ■ Pin Descriptions(MAX Mode) (Continued)

Pin No.	Symbol	I/O	Description
55	$\overline{DS}$	O	Data information I/O sync. signal. Logic "1" one clock after the AS signal is sent. At data send time, data is sent to BS00-BS14 simultaneously when this signal is set to logic "1", and after this signal is set to logic "0", data send stops one clock later.
56	$\overline{AS}$	O	Control signal to indicate a timing for the DPU to send the lower 16bits of the image memory address to BS00-BS15.
57	IWT	O	Control pin for the DPU to inform the image memory of a transfer direction. When this signal is of logic "0", it indicates a transfer from the DPU to the image memory.
58	$\overline{OE}$	O	Data transfer control pin for IBS00-IBS15. Set to logic "1" at the timing from the DPU to send address information or write data information.
59~62	VM0~VM3	O	Upper 4-bit address pins to access the video memory. Sent when the DPU accesses the video memory. VMO is the MSB.
63~78	VBS00~VBS15	I/O	Pins to serve as data transfer routes between the inside of the DPU and image memory. Address information is outputted synchronously with the VAS signal. VBS00 is the MSB.
84	$V_{DD}$	—	+5V power connection pin

The image bus and host bus in the MAX mode are put in one channel as for a pin configuration in the MIN mode.


	MAX Mode	MIN Mode	
Image Bus (Address Data Time Sharing)	IBS00~IBS15	ADR00~ADR15	Image Memory Address Bus
Host Bus	DT00~DT15	BS00~BS15	Host Image Bus
Address Sync. Signal	$\overline{AS}$	—	
	$\overline{OE}$	$\overline{ACT}$	

### ■ Pin Descriptions(MIN Mode)


Pin No.	Symbol	I/O	Description
58	$\overline{ACT}$	O	Control signal to indicate that the DPU occupies the image bus (host bus) and executes a bus transfer cycle.
3~18	ADR00~ADR15	O	The lower 15bits of the image (or host) memory address are sent synchronously with the ACT signal.
19~34	BS00~BS15	I/O	Bus to serve as a command/parameter communication route between the DPU and host processor, and an information transfer route between the image memory and DPU.

■ Timing Diagrams


● External Clock Input Timing



● Image Memory Read Timing (MAX Mode)




● Image Memory Write Timing (MAX Mode)






● Image Memory Write Timing (MIN Mode)




● Image Memory Read Timing (MIN Mode)




● BSRQ, BSAV Timing


(MAX Mode)




(MIN Mode)




● Video Memory Read Timing



● Video Memory Write Timing




● RST Signal and VM Interface




Indefinite means the state where electrical high/low level or high impedance cannot be prescribed.

● HSYN, BLNK, VSYN Signal Timing




■ Timing Diagrams(Continued)

● EXSYN Input Timing




■ DPU Command System




## System Configuration

(MAX Mode)



(MIN Mode)



## Specifications

Item	Description	
Package	84-pin flat package	
Process	2 $\mu$ m, CMOS	
Integration	Approx. 85,000 elements	
Max. clock	16MHz	
Memory cycle	Video memory	250ns (max.)* <sup>3)</sup> (Sync. system)
	Image memory	500ns (max.)* <sup>3)</sup> (async. system)
Bus width	16bits/word for both internal and external	
Memory space	Video memory	1M words* <sup>1)</sup>
	Image memory	8M words
No. of display pixels	Max. 4,096 $\times$ 4,096 dots	
Transfer control	Speed	500ns/word* <sup>3)</sup>
	Scale factor	1/n $\sim$ n (n=1 $\sim$ 16)
	Min. unit	1 dot
	Raster operation	8 kinds of operations
CRT control	Scan mode	3 kinds
	External sync.	Enabled (VSYN signal)
Cursor control	Optionally shaped (255 $\times$ 255 dots) cursor mask controllable	
Graphic	Point draw (direct/relative address)* <sup>2)</sup>	
	Horizontal/vertical segment draw* <sup>2)</sup>	

\*<sup>1)</sup> Cursor working area included

\*<sup>2)</sup> Line pattern register designation

\*<sup>3)</sup> At maximum clock (16MHz)

## ■ Commands List

Group	Command	Mnemonic	Instruction Code and Parameter
Command Definition System	Space definition command	DFSRCS	0 1 0 1 1 0 0 0 0 0 0 0 0 0 0   V
			SWDT
			SORGL
		DFDSTS	0 1 0 1 1 0 1 0 0 0 0 0 0 0 0   V
			DWDT
			DORGL
	Video memory structure/CRT sync. timing definition command	SYNC	0 1 1 0 0 0 0 0 0 0 0 0 0 0 0
			HFP
			HS
			HBP
			DPR2
			DPR1
			VS
			VBP
			LPF
			VFP
			ATR
			NR
			PCH
			1   EXS   PRI   MD   SCH   IL   PF   0
			1 1 1 1
	Cursor definition command	DFCSS	0 1 0 1 1 1 0 0 0 0 0 0 0 0 0
			CWDT
			CORGL
		STCS	1 0 0 0 1 0 0 0 0 0 0 0 0 0 0
			$\Delta X$
			$\Delta Y$
X			
Y			
STCSM		1 0 0 0 1 0 0 0 0 0 0 0 0 0 1	
		$\Delta X$	
		$\Delta Y$	
		XM	
	XY		
	YC		

■ Commands List (Continued)

Group	Command	Mnemonic	Instruction Code and Parameter																				
			0	1	0	1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0		
System definition command.	Scale factor definition command	STZM	0	1	0	1	0	0	1	1	0	0	0	0	0	0	0	0	0	0			
			MX						ZX	MY									ZY				
System definition command.	Line pattern definition command	STPTR	0	1	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0			
			DATA																				
Operation Command	Pointer control command	STSRCP	0	1	0	1	0	1	1	0	0	0	0	0	0	0	0	0	0	R			
			X/ $\Delta$ X																				
		Y/ $\Delta$ Y																					
		STDSTP	0	1	0	1	0	1	1	1	0	0	0	0	0	0	0	0	0	0	R		
			X/ $\Delta$ X																				
		Y/ $\Delta$ Y																					
	FXSRCP	0	1	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
		PADRH																					
	PADRL																						
	FXDSTP	0	1	0	1	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	
		PADRH																					
	PADRL																						
	Point plot command	RSET	0	0	0	0	0	0	0	PT	S	0	0	0	0	0	0	0	ROP	R			
			X/ $\Delta$ X																				
		Y/ $\Delta$ Y																					
	PSETS	0	0			MD			PT	S	0	0	0	0	0	0	0	ROP	0				
	Line plot command	HLINE	0	1	0	0	0	1	0	D	0	0	0	0	0	0	0	0	ROP	0			
			$\Delta$ X																				
VLINE		0	1	0	0	0	1	1	D	0	0	0	0	0	0	0	0	ROP	0				
$\Delta$ Y																							
Area transfer command	MV	1	0	0	1	Z	0	0	0	0	DIR	B	ROP	0									
		$\Delta$ X																					
	$\Delta$ Y																						
Cursor control command	STRTCS	1	1	0	1	0	M	0	0	0	0	ROP	0										
		X																					
		Y																					
	MVCS	1	1	1	1	0	M	0	0	0	0	ROP	R										
		X/ $\Delta$ X																					
Y/ $\Delta$ Y																							
STPCS	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

### ■ Commands List (Continued)

Group	Command	Mnemonic	Instruction Code and Parameter															
Operation Command	CRT Display Control Command	STDADR	0 1 0 1 1 1 1 0 0 0 0 0 0 0 0 0												DADRH			
			DADRL															
		DSTRT	0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1															
	DSTP	0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0																
	Parameter Read Command	RDSRCP	0 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 C															
		RDDSTP	0 1 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 C															
		RDCSP	0 1 1 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0															
		RDSRCD	0 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0															
		RDDSTD	0 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0															
RDMD		0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0																
Stop Command	HLT	0 1 1 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0																
User Microprogram Control Command	User microprogram control command	LDMP	1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0												IMADRH			
			IMADRL															
		SVMP	1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1												IMADRH			
	IMADRS																	
	EXMP	1 0 1 1   ENT   0 0 0 0 0 0 0 0 0 0 0																

Note) Unused bits in parameters should be basically 0.



## Request for your special attention and precautions in using the technical information and semiconductors described in this book

- (1) If any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and regulations of the exporting country, especially, those with regard to security export control, must be observed.
- (2) The technical information described in this book is intended only to show the main characteristics and application circuit examples of the products. No license is granted in and to any intellectual property right or other right owned by Panasonic Corporation or any other company. Therefore, no responsibility is assumed by our company as to the infringement upon any such right owned by any other company which may arise as a result of the use of technical information described in this book.
- (3) The products described in this book are intended to be used for standard applications or general electronic equipment (such as office equipment, communications equipment, measuring instruments and household appliances).  
Consult our sales staff in advance for information on the following applications:
  - Special applications (such as for airplanes, aerospace, automobiles, traffic control equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
  - Any applications other than the standard applications intended.
- (4) The products and product specifications described in this book are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (5) When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions (operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute maximum rating on the transient state, such as power-on, power-off and mode-switching. Otherwise, we will not be liable for any defect which may arise later in your equipment.
  - Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.
- (6) Comply with the instructions for use in order to prevent breakdown and characteristics change due to external factors (ESD, EOS, thermal stress and mechanical stress) at the time of handling, mounting or at customer's process. When using products for which damp-proof packing is required, satisfy the conditions, such as shelf life and the elapsed time since first opening the packages.
- (7) This book may be not reprinted or reproduced whether wholly or partially, without the prior written permission of our company.