# AN8130FBP

## High Speed Low Power Consumption Bi-CMOS 10-Bit A/D Convertor

#### Overview


The AN830FBP is a 10-bit A/D convertor for image processing which employs the bi-CMOS process to realize the low consumption power.


#### Features

- 10-bit resolution
- Maximum conversion rate: 20 MSPS (min.)
- · Sample holding circuit not required
- Low consumption power: 750 mW (typ.)
- S/H circuit built-in
- 2-step parallel type

### Application Field

- Digital video broadcasting such as D-STB
- Image equipment such as hi-vision device
- OA equipment such as image scanner
- Measuring equipment such as digital oscilloscope





## ■ Major Characteristics $(V_{CC}=5V, V_{EE}=-5V, T_a=25^{\circ}C)$

Parameter	Condition	Rating	Unit	
Resolution		10	Bit	
Input dynamic range		2	V <sub>P-P</sub>	
Linearity error	$V_{IN}=2V_{P-P}$	±1	LSB	
Differential linearity error		±0.5	LSB	
Maximum conversion rate		20	MSPS	
Overtigation maior (C/NI)	$f_{CLK} = 20MHz, f_1 = 1MHz$	52	dB	
Quantization noise (S/N)	$f_{CLK} = 20MHz, f_I = 8MHz$	47	dB	
Differential gain (DG))	IRE standard 15kHz	0.5	%	
Differential phase (DP)	Sawtooth 40% subcarrier f <sub>CLK</sub> =20MHz, Nolock	0.5	deg	
Input band (BW)	$V_{IN}=2V_{P-P}$	10	MHz	

## ■ Absolute Maximum Rating (Ta=25°C)

Parameter	Symbol	Rating	Unit	
Supply voltage	V <sub>EE</sub>	-6  to  +0.5	V	
Supply voltage	V <sub>cc</sub>	-0.5 to $+6$	V	
Analogue input voltage	$V_{\rm IN}$	V <sub>EE</sub> to V <sub>CC</sub>	V	
Digital input voltage	V <sub>CLKSH</sub> /V <sub>CLKAD</sub>	$-0.5$ to $V_{cc} + 0.5$	V	
Digital output current	IOVF, ID0 to ID9	-15	mA	
Reference voltage	$V_{RB}/V_{RT}$	V <sub>EE</sub> to +0.5	V	
Power dissipation*	$P_{D}$	1137	mW	
Operating ambient temperature	$T_{ m opr}$	-20  to  +70	0℃	
Storage temperature	T <sub>stg</sub>	-55 to $+150$	C	

<sup>\*</sup> Ta=70℃

## ■ Recommended Operating Conditions (Ta=25°C)

Parameter	Symbol	min	typ	max	Unit
Positive supply voltage	Vcc	4.75	5	5.25	V
Negative supply voltage	V <sub>EE</sub>	-5.25	-5	-4.75	V
Reference voltage	V <sub>RT</sub>	~~~ :.c	0	0° —	V
Notoronee voltage	$V_{RB}$	9,000	-2		V
Analogue input voltage	V <sub>IN</sub>	$V_{RB}$	111 -110	V <sub>RT</sub>	V
Digital input voltage	V <sub>IH</sub>	2	200	4	V
Digital input voltage	V <sub>IL</sub>	0	''h' —	0.8	V
Digital output current	I <sub>OH</sub>	<u> </u>	-0.4		mA
Digital output current	I <sub>OL</sub>	CO - C!!	1.6		mA
S/H clock input pulse width*	t <sub>H</sub>	15	20		ns
A/D clock input pulse width *	t <sub>H</sub>	35	40		ns


<sup>\*</sup>  $f_{CLK} = 16MHz$ 



## $\blacksquare \ \, \text{Electrical Characteristics} \ \, (V_{CC} \! = \! 5V, \ \, V_{EE} \! = \! -5V, \ \, Ta \! = \! 25 \, ^{\circ}\!\!\!\! \text{C})$

Parameter	Symbol	Condition	min	typ	max	Unit
	$\mathrm{DI}_{\mathrm{CC}}$		_	5	10	mA
Supply current	$AI_{CC}$			14	28	mA
	I <sub>EE</sub>		-164	131		mA
Reference resistive current	$I_{RT}$	$V_{RT}=0V$	2.4	3	3.6	mA
Reference resistive earrent	$I_{RB}$	$V_{RB} = -2V$	-3.6	-3	-2.4	mA
Input bias current	$I_{IN}$	$V_{INSH} = -1V$		10	100	μΑ
Clock input current	I <sub>IH</sub>	$V_{\text{CLKAD}} = V_{\text{CLKSH}} = 2.7V$	_	1	8	μΑ
——————————————————————————————————————	. IIT	$V_{\text{CLKAD}} = V_{\text{CLKSH}} = 0.4V$		1	8	μΑ
Digital output voltage	$V_{OH}$	$I_{OH} = -400 \mu\text{A}$	·2.7	3.4		V
	$V_{OL}$	$I_{OL} = 1.6 \text{mA}$			0.4	V
Linearity error $E_L = V_{IN} = 2V_{p-p}$		$V_{IN}=2V_{p-p}$		±1	700.	LSB
Differential linearity error	$E_{D}$	$V_{IN}=2V_{p-p}$		±0.5	±1	LSB
Maximum conversion rate	F <sub>CMAX</sub>	$V_{IN}=2V_{p-p}$	20	.20		MSPS
		$f_{CLK} = 16MHz, f_{IN} = 1MHz$		53		dB
Quantization noise	S/N	$f_{CLK} = 16MHz, f_{IN} = 8MHz$	4	49		dB
Quantization hoise	3/14	$f_{CLK} = 20MHz$ , $f_{IN} = 1MHz$	C-	52		dB
		$f_{CLK} = 20MHz, f_{IN} = 8MHz$		47		dB
Differential gain	DG	IREstandard 15kHz		0.5	1	%
Differential phase	DP	Sawtooth 40% subcarrier f <sub>CLK</sub> =20MHz, Nolock		0.5	1	deg
Digital output delay	τ <sub>d</sub>	3, 0		33		ns
Clock delay	T CLK	f <sub>CLK</sub> =16MHz	-5	0	5	ns
Input capacitance	C <sub>IN</sub>	110,200	6	10	70	pF
Input offset voltage	V <sub>OFS</sub>	10 781 110	100	0 1	<i>S</i>	V

## Timing Chart



## ■ Output Code

Stor	Input signal 2.000VFS 1.953mV STEP		Digital output		
Step			M L OVF 9876543210		
	$\overline{INV} = "H"$				
000	-0.000000		. 0 000000000		
001	-0.001953		0 000000001		
•	•				
•					
•	•				
511	-0.998047		0 011111111		
512	-1.000000		0 1000000000		
513	-1.001953		0 100000001		
•					
•					
			::(80)		
1023	-1.998047		0 111111111		
1024	-2.000000		1 111111111		

### ■ Pin Descriptions


Pin No.	Symbol	Pin name	Standard waveform	Voltage level	Description
16, 17	$AV_{CC}$	Analogue positive power supply pin		5V	(C);
4, 5, 6 7, 8, 11 13, 14, 18 19, 22, 25 27, 29, 32 33, 39, 40 42, 45, 51 53, 54, 56 57, 59, 60 64	AVEE	Analogue negative power supply pin	direction of the second	-5V	It is a power supply pin for analogue signal. Connect tantalum capacitor of several $\mu$ F and ceramic capacitor of 0.1 $\mu$ F as near as possible to this pin between this pin and AGND.
28, 30 49	$DV_{CC}$	Digital positive power supply pin		5V 65	It is a power supply pin for digital circuit block. Connect tantalum capacitor of several $\mu$ F and ceramic capacitor of 0.1
20, 52	$\mathrm{DV}_{\mathrm{EE}}$	digital negative power supply pin		-5V	$\mu$ F as near as possible to this pin between this pin and DGND.
9, 12 15, 55 61	AGND	analogue ground pin	0/6g26 /	0V	Connect the analogue ground and digital ground with the possible lowest impedance at one point as near as possible to the chip. Inserting ferrite fuse between above two grounds and connecting the AGND with the ground for power supply may decrease
21, 31 50	DGND	Digital ground pin		0V .	the noise.





### ■ Pin Descriptions (cont.)

Pin No.	Symbol	Pin name	Standard waveform	Voltage level	Description
62	$V_{RB}$	Reference voltage low level		-2V	
63	V <sub>RM</sub>	Reference voltage middle point level		-1V	It is used to set the reference voltage of
1	$V_{RT}$	Reference voltage high level		ov	comparator. Normally, $V_{RT}$ is given 0 V and $V_{RB}$ is given -2 V. Connect tantalum capacitor of several $\mu$ F and ceramic capacitor of 0.1 $\mu$ F in parallel between each pin and analogue ground. $V_{RM}$ is provided for linearity compensation which gives middle point potential. However, it is normally opened.
26	INV	Digital output invert pin		TTL	Setting the INV pin to "L" level invert all the outputs (D0 - D9) but not the overflow output. This pin is set to "L" level with no connection and operates a synchronously with clock.
34	OVF	Overflow output		TTL	When overflow occurs, it becomes "H' level. This output is not affected by the INV pin
10	VIN <sub>SH</sub>	Analogue input (S/H)		0~−2V	It is an input pin of analogue signal for sample holding circuit. Input capacitance is about 10 pF. However, in order to obtain good frequency characteristics, drive it by using a buffer with the possible largest driving capacity. The resistor of about 150 $\Omega$ should be inserted between this pin and AGND pin to make the frequency characteristics flat.
3	VO <sub>SH</sub>	Analogue input (A/D)		0~-2V	It is an output for sample holding circuit.
2	VIN <sub>AD</sub>	Analogue input (A/D)	includes ha	0~-2V	It is an input pin of analogue signal for A/D conversion circuit. Normally, the sample holding output $VO_{SH}$ is directly connected with it. When ringing is large, connect the inductor of about $0.3~\mu$ H and the resistor of about $150~\Omega$ in series with it.
23 24	CLK <sub>SH</sub> CLK <sub>AD</sub>	Clock input (S/H), Clock input (A/D)	Refer to the timing chart.	TTL	It is a clock for A/D and S/H circuits. For their timing, refer to the attached sheet. Input the data of small jitter at TTL level. Take care to suppress the ringing, particularly overshoot. When CMOS is used, the high level should set 3.5 V or lower by resistive divider.
35 36 37 38 41 43 44 46 47 48	D0 D1 D2 D3 D4 D5 D6 D7 D8 D9	Digital output (LSB) Digital output (MSB)	Refer to the timing chart.	TTL	It is an output pin for the TTL level. In order to prevent the digital noise to entering into the analogue circuit, suppress the ringing as far as possible. It is effective to insert the ferrite beads or resistor of about 220 $\Omega$ between each pin and the input pin for IC of logic which receives it.

#### Characteristic Curve









# Request for your special attention and precautions in using the technical information and semiconductors described in this book

- (1) If any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and regulations of the exporting country, especially, those with regard to security export control, must be observed.
- (2) The technical information described in this book is intended only to show the main characteristics and application circuit examples of the products. No license is granted in and to any intellectual property right or other right owned by Panasonic Corporation or any other company. Therefore, no responsibility is assumed by our company as to the infringement upon any such right owned by any other company which may arise as a result of the use of technical information described in this book.
- (3) The products described in this book are intended to be used for standard applications or general electronic equipment (such as office equipment, communications equipment, measuring instruments and household appliances).
  - Consult our sales staff in advance for information on the following applications:
  - Special applications (such as for airplanes, aerospace, automobiles, traffic control equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
  - · Any applications other than the standard applications intended.
- (4) The products and product specifications described in this book are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (5) When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions (operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute maximum rating on the transient state, such as power-on, power-off and mode-switching. Otherwise, we will not be liable for any defect which may arise later in your equipment.
- Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.
- (6) Comply with the instructions for use in order to prevent breakdown and characteristics change due to external factors (ESD, EOS, thermal stress and mechanical stress) at the time of handling, mounting or at customer's process. When using products for which damp-proof packing is required, satisfy the conditions, such as shelf life and the elapsed time since first opening the packages.
- (7) This book may be not reprinted or reproduced whether wholly or partially, without the prior written permission of our company.

20080805