

# SPECIFICATIONS FOR LCD MODULE


Module No. JHT12864A

E-mail: sales@jhlcd.com Website: www.jhlcd.com

JHT12864A VER: 4.01 - 0 - Issue date: 2013/08/01

TA	ABLE OF CONTENTS	
LC	M NUMBER SYSTEM	. 2
1.	GENERAL DESCRIPTION	. 3
2.	FEATURES	. 3
3.	MECHANICAL SPECIFICATION	. 3
4.	MECHANICAL DIMENSION	. 4
5.	MAXIMUM RATINGS	. 5
6.	ELECTRICAL CHARACTERISTICS	. 5
7.	MODULE FUNCTION DESCRIPTION	. 6
8.	ELECTRO-OPTICAL CHARACTERISTICS	17
9.	RELIABILITY	21
10.	PRECAUTIONS FOR USING LCD MODULES	22
11.	USING LCD MODULES	24
12.	REVISION HISTORY	26
SAI	MPLE APPROVED REPORT	27

# LCM Number System



JHT12864A VER: 4.01 - 2 - Issue date: 2013/08/01

### 1. GENERAL DESCRIPTION

The JHT12864A is a 128 x 64 Dots Graphic LCD module. It has a FSTN panel composed of 128 segments and 64 commons. The LCM can be easily accessed by micro-controller via parallel or series interface.

### 2. FEATURES

D' 1 M 1	Transflective and positive
Display Mode	FSTN module
Display Format	Graphic 128x64 dots
Input Data	8 bit parallel or series data input from MPU (Selection with PCB)
Multiplexing Ratio	1/65 Duty
Bias	1/9 Bias
Viewing Direction	6 O'clock
Backlight	LED(Yellow-Green)


# 3. MECHANICAL SPECIFICATION

Item	Specifications	Unit
Dimensional outline	60.2(LED) x (43.7+41.5) x 6.8(max)	mm
Resolution	128segs x 64coms	dots
View area	54.0(W) x 31.0(H)	mm
Active area	47.33(W) x 26.21(H)	mm
Dots pitch	0.37(W)×0.41(H)	mm
Dots size	0.34(W)×0.38(H)	mm

JHT12864A VER: 4.01 - 3 - Issue date: 2013/08/01



# 4. MECHANICAL DIMENSION



JHT12864A VER: 4.01 - 4 - Issue date: 2013/08/01

### 5. MAXIMUM RATINGS

Item	Symbol	Min	Max	Unit	Note
C14	V <sub>DD</sub> - V <sub>SS</sub>	0.3	3.6	V	
Supply voltage	$V_{\text{LCD}}$	0.3	14.5	V	
Input Voltage	$V_{\rm IN}$	0.3	3.6	V	
Operating temperature	$T_{OPR}$	-20	+70	$^{\circ}$ C	
Storage temperature	$T_{STR}$	-30	+80	$^{\circ}$ C	
Humidity			90	%RH	

# 6. ELECTRICAL CHARACTERISTICS

Item		Symbol	Condition	Min.	Тур.	Max.	Unit
Supply Voltage Logic V <sub>DD</sub>		<del></del>		3.0		V	
Imput Valtage	H level	$V_{IH}$		$0.8V_{DD}$		$V_{\scriptscriptstyle DD}$	V
Input Voltage	L level	$V_{\rm IL}$		$V_{ss}$		$0.2V_{\mathrm{DD}}$	V
Current Consur (LCD DRIV	· A	$I_{DD}$	$V_{\text{DD}} = 3.0 \text{V};$ $V_{\text{LCD}} = 8.5 \text{V}, T_{\text{amb}} = 25 ^{\circ}\text{C};$			1.2	mA
LCD Driving V	oltage	$V_{ m LCD}$	Bias=1/9 VLCD=V0-Vss	8.2	8.5	8.7	V
Power Supply for	or LED	$V_{\mathrm{f}}$	Vf=15mA	1.8	2.0	2.1	V
Current Consur (with LED F	A	$\mathbf{I}_{\mathrm{f}}$	$V_{\text{DD}}\!\!=\!\!3.0\text{V ,}T_{\text{amb}}\!\!=\!\!25^{\circ}\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!$	-	15	20	mA

JHT12864A VER: 4.01 - 5 - Issue date: 2013/08/01

# 7. MODULE FUNCTION DESCRIPTION

### 7.1. PIN DESCRIPTION

Pin No.	Symbol	Description
1	VSS	Power Supply for Ground(0V)
2	VDD	Power Supply for Positive(3.3v)
3	VR	LCD Driving Voltage External Regulation Terminal
4	V0	LCD Driving Voltage
5	/CS1	Chip Selection
6	A0	Data/Command Register Selection
7	/RW	Write Signal Input or Read/Write Selection Terminal
8	/RD	Read Signal Input or Read/Write Enable Signal Input
9	DB0	
10	DB1	
11	DB2	
12	DB3	8-bit bi-directional Data bus. when "P/S=L", D0-D5 fixed to "H".
13	DB4	D6 is serial clock input (SCL), D7 is serial data input (SDA).
14	DB5	
15	DB6	
16	DB7	
17	LEDA	Power Supply for LED Backlight
18	LEDK	I ower suppry for LED backlight

JHT12864A VER: 4.01 - 6 - Issue date: 2013/08/01

### 7.2 TIMING CHARACTERISTICS

#### 1.SYSTEM BUS READ/WRITE CHARACTERISTIC






Table 24

(VDD = 3.3V)	, Ta =25°C)
--------------	-------------

Item	Signal	Signal Symbol	Condition	Rating		Units
item	olgilai oyinboi		Condition	Min.	Max.	Units
Address hold time		tans		0	_	
Address setup time	A0	taw8		0	_	
System cycle time		tcyc8		240	_	
Enable L pulse width (WRITE)	WR	tccLw		80	_	
Enable H pulse width (WRITE)		tccнw		80	_	
Enable L pulse width (READ)	RD	tcclr		140	_	Ns
Enable H pulse width (READ)	KD.	tcchr		80		
WRITE Data setup time		tosa		40	_	
WRITE Address hold time	D0 to D7	tDH8		0	_	
READ access time		taccs	CL = 100 pF	_	70	
READ Output disable time		tонв	CL = 100 pF	5	50	

JHT12864A VER: 4.01 - 7 - Issue date: 2013/08/01



#### Table 25

(VDD = 2.7 V , Ta = 25°C )

Item	Signal	Symbol	Condition	Rating		Units
item	olgilai oyilibol		Condition	Min.	Max.	Onics
Address hold time		tans		0	-	
Address setup time	A0	taw8		0	_	]
System cycle time		tcyc8		400	_	
Enable L pulse width (WRITE)	WR	tccLw		220		]
Enable H pulse width (WRITE)	WK	tccнw		180	_	]
Enable L pulse width (READ)	RD	tcclr		220	_	ns
Enable H pulse width (READ)	KD.	tcchr		180	1	
WRITE Data setup time		tosa		40	_	]
WRITE Address hold time	DO to D7	tdH8		0	_	]
READ access time	LX (0 D)	taccs	CL = 100 pF	_	140	
READ Output disable time		tонв	CL = 100 pF	10	100	

#### Table 26

(VDD = 1.8V , Ta = 25°C)

Item	Signal Symbol Condition		Rating		Units	
item	olyllai	Symbol	Colldition	Min.	Max.	Onits
Address hold time		tah8		0	_	]
Address setup time	A0	taw8		0	_	]
System cycle time		tcyc8		640	_	]
Enable L pulse width (WRITE)	WR	tccLw		360		]
Enable H pulse width (WRITE)		tccнw		280	_	]
Enable L pulse width (READ)	RD	tcclr		360	_	ns
Enable H pulse width (READ)	KD.	tcchr		280		
WRITE Data setup time		tosa		80	_	]
WRITE Address hold time	DO to D7	tDH8		0	_	]
READ access time	DO to D7	taccs	CL = 100 pF	_	240	]
READ Output disable time		tонв	CL = 100 pF	10	200	

<sup>\*1</sup> The input signal rise time and fall time (tr, tr) is specified at 15 ns or less. When the system cycle time is extremely fast, (tr+tr) ≤ (tcycs - tcclw - tcchw) for (tr+tr) ≤ (tcycs - tcclr - tcchr) are specified.


<sup>\*3</sup> tocuw and tocus are specified as the overlap between /CS1 being "L" (CS2 = "H") and /WR and /RD being at the "L" level.



JHT12864A VER: 4.01 - 8 - Issue date: 2013/08/01

<sup>\*2</sup> All timing is specified using 20% and 80% of VDD as the reference.





System Bus Read/Write Characteristics 2 (For the 6800 Series MPU)

Figure 38

Table 27

(VDD = 3.3 V , Ta = 25°C )

Item	Signal Symbol Condition		Rat	ing	Units	
item			Condition	Min.	Max.	Onits
Address hold time		tan6		0	_	
Address setup time	A0	taw6		0	_	
System cycle time		tcyc6		240	_	]
Enable L pulse width (WRITE)	WR	tewLw		80	_	
Enable H pulse width (WRITE)		tewnw		80	_	
Enable L pulse width (READ)	RD	tewlr		80	_	ns
Enable H pulse width (READ)	KD	tewhr		140		]
WRITE Data setup time		tosa		40	_	
WRITE Address hold time	D0 to D7	tDH6		0	_	
READ access time		tacos	CL = 100 pF		70	
READ Output disable time		tон6	CL = 100 pF	5	50	



JHT12864A VER: 4.01 - 9 - Issue date: 2013/08/01

#### Table 28

(VDD = 2.7V, Ta =25°C)

Item	Signal	Symbol Condition	Rating		Units	
item	olgilai oyilibo		Condition	Min.	Max.	Onits
Address hold time		tan6		0		
Address setup time	A0	taw6		0	_	
System cycle time		tcyc6		400	_	
Enable L pulse width (WRITE)	WR	tewlw		220		
Enable H pulse width (WRITE)		tewnw		180	_	
Enable L pulse width (READ)	RD	tewlr		220	_	ns
Enable H pulse width (READ)	KD	tewhr		180	1	
WRITE Data setup time		tose		40	-	
WRITE Address hold time	D0 to D7	tрне		0	_	
READ access time		tacos	CL = 100 pF	_	140	
READ Output disable time		tон6	CL = 100 pF	10	100	

#### Table 29

(VDD =1.8V , Ta =25°C)

	01	0	0	Rati	ov ,≀a –∠o ing	
ltem	Signal	Symbol	Condition	Min.	Max.	Units
Address hold time		tan6		0	_	
Address setup time	A0	taw6		0	_	
System cycle time	1	tcyc6		640	_	]
Enable L pulse width (WRITE)	WR	tewuw		360	_	
Enable H pulse width (WRITE)	WK	tewnw		280	_	
Enable L pulse width (READ)	RD	tewlr		360	_	ns
Enable H pulse width (READ)	] "	tewhr		280	_	
WRITE Data setup time		tose		80	_	]
WRITE Address hold time	DO to D7	tрне		0	_	
READ access time	] [[]	tacos	CL = 100 pF	_	240	]
READ Output disable time	1	tons	CL = 100 pF	10	200	]

<sup>\*1</sup> The input signal rise time and fall time (tr, tr) is specified at 15 ns or less. When the system cycle time is extremely fast, (tr + tr) ≤ (tcycs - tewlw - tewhw) for (tr + tr) ≤ (tcycs - tewlr - tewhr) are specified.

<sup>\*3</sup> IEWLW and IEWLR are specified as the overlap between CS1 being "L" (CS2 = "H") and E.



JHT12864A VER: 4.01 - 10 - Issue date: 2013/08/01

<sup>\*2</sup> All timing is specified using 20% and 80% of VDD as the reference.






Table 30

(VDD = 3.3V, Ta =25°C) Rating Signal Symbol Condition Units Item Min. Max. Serial Clock Period Tseye 100 SCL "H" pulse width SCL 50 Tshw SCL "L" pulse width 50 Tslw Address setup time 20 Tsas A0 Address hold time Tsah 10 ns Data setup time 20 Teds SI 10 Data hold time TSDH CS-SCL time Tess 20 CS CS-SCL time Tesh 40

Table 31

		Table 01		(VDD =2.	7V , Ta =25	°C)	
Item	Signal	Symbol	Condition	Rat		Units	
Kem	Olgilai	O Jii iii o i	contaition	Min.	Max.	0	
Serial Clock Period		Tseye		120	_		
SCL "H" pulse width	SCL	Tshw		60	_		
SCL "L" pulse width		Tslw		60	_	]	
Address setup time	A0	Tsas		30	_	]	
Address hold time	Au	Tsah		20	_	ns	
Data setup time	SI	Tsds		30	_	]	
Data hold time	51	TSDH		20	_	]	
CS-SCL time	cs	Tcss		30	_	]	
CS-SCL time	_ ~	Tosh		60	_		

JHT12864A VER: 4.01 - 11 - Issue date: 2013/08/01

-			~	
Ta	ıbl	Δ	-3	7

/V/nn	= 1	8V	Ta	= 25°C

Item	Cianal	Compleal	Condition	Rati	ing	Units	
item	Signal	Symbol	Condition	Min.	Max.	Units	
Serial Clock Period		Tscyc		200			
SCL "H" pulse width	SCL	Tshw		80	_		
SCL "L" pulse width		Tslw		80	_		
Address setup time	A0	Tsas		60			
Address hold time	Au	Tsah		40	_	ns	
Data setup time	sı	Tsds		60	_		
Data hold time	31	TSDH		30	_		
CS-SCL time	cs	Tcss		40	_		
CS-SCL time	- 0	Тсѕн		100	_	]	

<sup>\*1</sup> The input signal rise and fall time (tr, tf) are specified at 15 ns or less.

#### 2. RESET TIMING

#### Reset Timing




Table 36

(VDD = 3.3V, Ta = -40 to 85°C)

ltem	Signal Symbol		Condition		Units		
	Signal Symbo	Symbol	Condition	Min.	Тур.	Max.	Ollits
Reset time		tr				1.0	us
Reset "L" pulse width	/RES	trw		1.0	_	_	us

Table 37

(VDD = 2.7V, Ta = -40 to 85°C)

ltem	Signal Symbol		Condition		Units		
	Signal Symbol	Condition	Min.	Тур.	Max.	Ollits	
Reset time		tr				2.0	us
Reset "L" pulse width	/RES	trw		2.0		_	us

Table 38

(VDD = 1.8V, Ta = -40 to 85°C)

ltem	Signal	Symbol	Condition		Rating		Units
	Signal Symbol	Condition	Min.	Тур.	Max.	Ollits	
Reset time		tr				3.0	us
Reset "L" pulse width	/RES	trw		3.0	_	_	us


<sup>\*1</sup> All timing is specified with 20% and 80% of VDD as the standard.

JHT12864A VER: 4.01 - 12 - Issue date: 2013/08/01

<sup>\*2</sup> All timing is specified using 20% and 80% of VDD as the standard.

### 7.3 APPLICATION OF LCM

#### ■Reference circuit



JHT12864A VER: 4.01 - 13 - Issue date: 2013/08/01




#### Reference Circuit Examples


- When used all of the step-up circuit, voltage regulating circuit and V/F circuit
- (1) When the voltage regulator internal resistor

(Example where VDD2 = VDD, with 4x step-up)


(2) When the voltage regulator internal resistor is not used.


(Example where VDD2 = VDD, with 4x step-up)






- 2. When the voltage regulator circuit and V/F circuit alone are used
- When the Vs voltage regulator internal resistor is not used.
- (2) When the Vs voltage regulator internal resistor is used.





JHT12864A VER: 4.01 - 14 - Issue date: 2013/08/01



Item	Set value	units
c1	1.0 to 4.7	uF
c2	0.1 to 4.7	uF

C1 and C2 are determined by the size of the LCD being driven

- \* 1. Because the VR terminal input impedance is high, use short leads and shielded lines.
  \* 2. C1 and C2 are determined by the size of the LCD being driven. Select a value that will stabilize the liquid crystal drive

Example of the Process by which to Determine the Settings:

- Turn the voltage regulator circuit and voltage follower circuit ON and supply a voltage to VOUT from the outside.
- Determine C2 by displaying an LCD pattern with a heavy load (such as horizontal stripes) and selecting a C2 that stabilizes the liquid crystal drive voltages (V1 to V5). Note that all C2 capacitors must have the same capacitance value.
- Next turn all the power supplies ON and determine C1.



#### TABLE OF COMMAND 7.4

JHT12864A VER: 4.01 - 15 -Issue date: 2013/08/01



Table 16: Table of ST7565P Commands							(Note) *: disabled data					
Command						nd C						Function
	A0	/RD	/WR	D7		D5						
(1) Display ON/OFF	0	1	0	1	0	1	0	1	1	1	0 1	LCD display ON/OFF 0: OFF, 1: ON
(2) Display start line set	0	1	0	0	1	Di	spla	y sta	art a	d dre	ss	Sets the display RAM display start line address
(3) Page address set	0	1	0	1	0	1	1	Pa	ge a	id dre	988	Sets the display RAM page address
<ul><li>(4) Column address set upper bit</li></ul>	0	1	0	0	О	0	1				cant ress	Sets the most significant 4 bits of the display RAM column address.
Column address set lower bit	0	1	0	0	0	0	0	Lea	ıst s	ignifi	ress icant ress	Sets the least significant 4 bits of the display RAM column address.
(5) Status read	0	0	1		St	atus		0	0	0	0	Reads the status data
(6) Display data write	1	1	0			١	Write	e da	ta			Writes to the display RAM
(7) Display data read	1	0	1			- 1	Rea	d da	ta			Reads from the display RAM
(8) ADC select	0	1	0	1	0	1	0	0	0	0	0 1	Sets the display RAM address SEG output correspondence 0: normal, 1: reverse
(9) Display normal/ reverse	0	1	0	1	0	1	0	0	1	1	0 1	Sets the LCD display normal/ reverse 0: normal, 1: reverse
(10) Display all points ON/OFF	0	1	0	1	0	1	0	0	1	0	0 1	Display all points 0: normal display 1: all points ON
(11) LCD bias set	0	1	0	1	0	1	0	0	0	1	0 1	Sets the LCD drive voltage bias ratio 0: 1/9 bias, 1: 1/7 bias (ST7565P)
(12) Read/modify/write	0	1	0	1	1	1	0	0	0	0	0	Column address increment At write: +1 At read: 0
(13) End	0	1	0	1	1	1	0	1	1	1	0	Clear read/modify/write
(14) Reset	0	1	0	1	1	1	0	0	0	1	0	Internal reset
(15) Common output mode select	0	1	0	1	1	0	0	0 1	*	*	*	Select COM output scan direction 0: normal direction 1: reverse direction
(16) Power control set	0	1	0	0	0	1	0	1		erat ode	ing	Select internal power supply operating mode
(17) V0 voltage regulator internal resistor ratio set	0	1	0	0	0	1	0	0	Re	siste tio	or	Select internal resistor ratio(Rb/Ra) mode
(18) Electronic volume mode set Electronic volume register set	0	1	0	1 0	0	0 Ele	0 ctro	0 nic v		_	1 alue	Set the V0 output voltage electronic volume register
(19) Static indicator ON/OFF	0	1	0	1	0	1	0	1	1	0	0	0: OFF, 1: ON
Static indicator register set	J		5	0	0	0	0	0	0	0	Mode	Set the flashing mode
(20) Booster ratio set	0	1	0	1 0	1 0	1 0	1 0	1 0	0	step	0 p-up lue	select booster ratio 00: 2x,3x,4x 01: 5x 11: 6x
(21) Power saver												Display OFF and display all points ON compound command
(22) NOP	0	1	0	1	1	1	0	0	0	1	1	Command for non-operation
(23) Test	0	1	0	1	1	1	1	*	*	*	*	Command for IC test. Do not use this command

JHT12864A VER: 4.01 - 16 - Issue date: 2013/08/01

### 8. ELECTRO-OPTICAL CHARACTERISTICS

Item	Symbol	Condition	Temp	Min	Тур.	Max	Units	Note
LCD driving VLCD voltage			0℃	1	8.7	1		
	VLCD	$\theta = \phi = 0$	25℃	8.2	8.5	8.7	V	NOTE1
			50°C	1	8.3	-		
	Rise Time (Tr)		0°C					
	Decay Time (Tf)		0°C					
	Rise Time (Tr)		25°0		225	340		
Response Time	Decay Time (Tf)	$\theta = \phi = 0$	25°C		240	360	msec	NOTE2
	Rise Time (Tr)		7007			-		
	Decay Time (Tf)		50℃			-		
Contrast Ratio	Cr	$\theta = \phi = 0$	25℃	5	10			NOTE4


Viewing Angle Range	$\theta (\phi = 0^{\circ})$ (6")	$\phi = 90^{\circ}$ (3")	$\phi = 180^{\circ}$ (12")	φ=270° (9")	備註
θ (25°C) CR≥2	45	35	25	30	Deg NOTE3

• For panel only

JHT12864A VER: 4.01 - 17 - Issue date: 2013/08/01




### • Electro-Optical Characteristics Measuring Equipment(DMS501)




JHT12864A VER: 4.01 - 18 - Issue date: 2013/08/01



### • Note 1. Definition of Driving Voltage(Vlcd):




### • Note 2. Definition of Optical Response Time :




JHT12864A VER: 4.01 - 19 - Issue date: 2013/08/01



# ullet Note 3. Definition of Viewing Angle $\, heta\,$ and $\,\phi\,$ :



### • Note 4. Definition of Contrast ratio(CR):



### 9. RELIABILITY

### 9.1. MTBF

The LCD module shall be designed to meet a minimum MTBF value of 30000 hours with normal. (25°C in the room without sunlight)

### **9.2. TESTS**

NO.	ITEM	CONDITION	CRITERION
1	High Temperature Operating	70°C 120Hrs	<ul> <li>No Defect Of</li> <li>Operational Function In</li> <li>Room Temperature Are</li> </ul>
2	Low Temperature Operating	-20°C 120Hrs	Allowable.  • IDD of LCM in
3	High Temperature/ Humidity Non-Operating	60°C ,90%RH ,120 Hrs	Pre-and post-test should follow specification
4	High Temperature Non-Operating	80°C 120Hrs	
5	Low Temperature Non-Operating	-30°C 120Hrs	
6	Temperature Cycling Non-Operating	-20°C (30Min ) ↔ 60°C (30Min) 10 CYCLES	

Notes: Judgments should be mode after exposure in room temperature for two hours.

JHT12864A VER: 4.01 - 21 - Issue date: 2013/08/01

### 10. PRECAUTIONS FOR USING LCD MODULES

#### 10.1. HANDLING PRECAUTIONS

- (1) The display panel is made of glass. Do not subject it to a mechanical shock or impact by dropping it.
- (2) If the display panel is damaged and the liquid crystal substance leaks out, be sure not to get any in your mouth. If the substance contacts your skin or clothes, wash it off using soap and water.
- (3) Do not apply excessive force to the display surface or the adjoining areas since this may cause the color tone to vary.
- (4) The polarizer covering the display surface of the LCD module is soft and easily scratched. Handle this polarizer carefully.
- (5) If the display surface becomes contaminated, breathe on the surface and gently wipe it with a soft dry cloth. If it is heavily contaminated, moisten a cloth with one of the following solvents:
  - Isopropyl alcohol
  - Ethyl alcohol
- (6) Solvents other than those above mentioned may damage the polarizer.

Especially, do not use the following:

- Water
- Ketone
- Aromatic solvents
- (7) Extra care to minimize corrosion of the electrode. Water droplets, moisture condensation or a current flow in a high-humidity environment accelerates corrosion of the electrode.
- (8) Install the LCD Module by using the mounting holes. When mounting the LCD Module, make sure it is free of twisting, warping and distortion. In particular, do not forcibly pull or bend the I/O cable or the backlight cable.
- (9) Do not attempt to disassemble or process the LCD Module.
- (10) NC terminal should be open. Do not connect anything.
- (11) If the logic circuit power is off, do not apply the input signals.
- (12) To prevent destruction of the elements by static electricity, be careful to maintain an optimum work environment.
  - Be sure to ground the body when handling he LCD Module.
  - Tools required for assembling, such as soldering irons, must be properly grounded.
  - -To reduce the amount of static electricity generated, do not conduct assembling and other work under dry conditions.

JHT12864A VER: 4.01 - 22 - Issue date: 2013/08/01

-The LCD Module is coated with a film to protect the display surface. Exercise care when peeling off this protective film since static electricity may be generated.

#### 10.2. STORAGE CONDITIONS

When storing, avoid the LCD module to be exposed to direct sunlight of fluorescent lamps. For stability, to keep it away form high temperature and high humidity environment (The best condition is : 23±5°C, 45±20%RH). ESD protection is necessary for long-term storage also.


#### 10.3. OTHERS

Liquid crystals solidify under low temperature (below the storage temperature range) leading to defective orientation or the generation of air bubbles (black or white). Air bubbles may also be generated if the module is subject to a low temperature.

If the LCD Module have been operating for a long time showing the same display patterns the display patterns may remain on the screen as ghost images and a slight contrast irregularity may also appear. A normal operating status can be recovered by suspending use for some time. It should be noted that this phenomenon does not adversely affect performance reliability.

To minimize the performance degradation of the LCD Module resulting from destruction caused by static electricity etc. exercise care to avoid holding the following sections when handling the modules.

- Exposed area of the printed circuit board.
- Terminal electrode sections.



### 11. Using LCD modules

#### 11.1 LIQUID CRYSTAL DISPLAY MODULES

LCD is composed of glass and polarizer. Pay attention to the following items when handling.

- (1) Please keep the temperature within specified range for use and storage. Polarization degradation, bubble generation or polarizer peel-off may occur with high temperature and high humidity.
- (2) Do not touch, push or rub the exposed polarizers with anything harder than a HB pencil lead (glass, tweezers, etc).
- (3) N-hexane is recommended for cleaning the adhesives used to attach front/rear polarizers and reflectors made of organic substances, which will be damaged by chemicals such as acetone, toluene, toluene, ethanol and isopropyl alcohol.
- (4) When the display surface becomes dusty, wipe gently with absorbent cotton or other soft material like chamois soaked in petroleum ether. Do not scrub hard to avoid damaging the display surface.
- (5) Wipe off saliva or water drops immediately, contact with water over a long period of time may cause deformation or color fading.
- (6) Avoid contacting oil and fats.
- (7) Condensation on the surface and contact with terminals due to cold will damage, stain or polarizers. After products are tested at low temperature they must be warmed up in a container before coming is contacting with room temperature air.
- (8) Do not put or attach anything on the display area to avoid leaving marks on.
- (9) Do not touch the display with bare hands. This will stain the display area and degrade insulation between terminals (some cosmetics are determinate to the polarizers).
- (10)As glass is fragile, it tends to become or chipped during handling especially on the edges. Please avoid dropping or jarring.

#### 11.2 INSTALLING LCD MODULE

Attend to the following items when installing the LCM.

- (1) Cover the surface with a transparent protective plate to protect the polarizer and LC cell.
- (2) When assembling the LCM into other equipment, the spacer to the bit between the LCM and the fitting plate should have enough height to avoid causing stress to the module surface, refer to the individual specifications for measurements. The measurement tolerance should be  $\pm 0.1$ mm.

#### 11.3 ELECTRO-STATIC DISCHARGE CONTROL

Since this module uses a CMOS LSI, the same careful attention should be paid for electrostatic discharge as for an ordinary CMOS IC.

JHT12864A VER: 4.01 - 24 - Issue date: 2013/08/01



- (1) Make certain that you are grounded when handing LCM.
- (2) Before removing LCM from its packing case or incorporating it into a set, be sure the module and your body have the same electric potential.
- (3) When soldering the terminal of LCM, make certain the AC power source for the soldering iron does not leak.
- (4) When using an electric screwdriver to attach LCM, the screwdriver should be of ground potentiality to minimize as much as possible any transmission of electromagnetic waves produced sparks coming from the commutator of the motor.
- (5) As far as possible, make the electric potential of your work clothes and that of the workbenches to the ground potential.
- (6) To reduce the generation of electro-static discharge, be careful that the air in the work is not too dried. A relative humidity of 50%-60% is recommended.

#### 11.4 PRECAUTIONS FOR OPERATION

- (1) Viewing angle varies with the change of liquid crystal driving voltage (Vo). Adjust Vo to show the best contrast.
- (2) Driving the LCD in the voltage above the limit will shorten its lifetime.
- (3) Response time is greatly delayed at temperature below the operating temperature range. However, this does not mean the LCD will be out of the order. It will recover when it returns to the specified temperature range.
- (4) If the display area is pushed hard during operation, the display will become abnormal. However, it will return to normal if it is turned off and then on.
- (5) Condensation on terminals can cause an electrochemical reaction disrupting the terminal circuit. Therefore, this product must be used and stored within the specified condition of 23±5°C, 45±20%RH.
- (6) When turning the power on, input each signal after the positive/negative voltage becomes stable.

#### 11.5 SAFETY

- (1) It is recommended to crush damaged or unnecessary LCDs into pieces and wash them off with solvents such as acetone and ethanol, which should later be burned.
- (2) If any liquid leaks out of a damaged glass cell and comes in contact with the hands, wash off thoroughly with soap and water.

JHT12864A VER: 4.01 - 25 - Issue date: 2013/08/01

# 14. REVISION HISTORY

Version	Revise record	Date
1.0	Original version	05-01-01
2.0	Change specification format	05-11-21
3.0	Change contact mode	06-08-02
4.0	Change "LCM Number System"	09-12-07
4.01	Perfect the VER4.0spec, Commany internal modify.	13-08-01

JHT12864A VER: 4.01 - 26 - Issue date: 2013/08/01



# SAMPLE APPROVED REPORT

(样品确认单)

(11 HH 176 2 C 1 )				
SAMPLE MODEL NO. (样品型号)	JHT12864A			
SAMPLE SERIES NUMBER NO. (样品序号)				
SAMPLE QUANTITY (样品数量)				
COLOR/TYPE (底色/类型)	FSTN/POSITIVE			
VIEWING DIRECTION (视角)	6:00			
DRIVING METHOD (驱动参数)	1/65Duty, 1/9Bias			
LOGIC VOLTAGE (IC 工作电压)	3.0V			
LCD VOP (LCD 驱动电压)	8.5V			
OPERATING TEMP. (操作温度) ℃	-20~70			
STORAGE TEMP. (储存温度) ℃	-30~80			
POLARIZERFRONT (首偏光片)				
POLARIZERBACK (后偏光片)	TRANSFLECTIVE			
CONTROLLER/DRIVER IC(控制/驱动 IC)	ST7565P			
BACKLIGHT COLOR/TYPE (背光源类型/颜色)	LED/Y-G			
DRAWING REV/NO./QUANTITY (图纸版本/数量)				
SPECIFICATION (规格书 份数)				
REMARKS:				
(备注)				
WRIT BY: DATE: APROV BY: _	DATE:			
CUSTOMER'S APPROVAL (客户确认):				
1) FUNCTION (功能): □ OK □ N.G.				
2) DRIVER CONDITION (驱动条件): □ OK □ N.G.				
3) DISPLAY MODE (显示模式): □ OK	□ N.G.			
4) VIEWING ANGLE (视角): □ OK	□ N.G.			
5) BACKLIGHT (背光源): □ OK □ N.G.				
6) DISPLAYING PATTERN (显示效果): □ (	OK □ N.G.			
CUSTOMER'S CONCLUSIONS (客户意见):				
CUSTOMER'S SIGNATURE(客户签名): DATE(日期):				