

# KS54AHCT 173 4-Bit D-Type Registers with 3-State Outputs

## KS74AHCT

### FEATURES

- Gated output control lines for enabling or disabling the outputs
- Fully independent clock for operation in parallel-load or hold modes
- For application as bus buffer registers
- Function, pin-out, speed and drive compatibility with 54/74ALS logic family
- Low power consumption characteristic of CMOS
- High-Drive-Current outputs:  
 $I_{OL} = 24 \text{ mA} @ V_{OL} = 0.5V$  for direct bus interface
- Inputs and outputs interface directly with TTL, NMOS and CMOS devices
- Wide operating voltage range: 4.5V to 5.5V
- Characterized for operation over industrial and military temperature ranges:  
 KS74AHCT:  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$   
 KS54AHCT:  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$
- Package options include plastic "small outline" packages, standard plastic and ceramic 300-mil DIPs

### DESCRIPTION

These 4-bit registers contain D-type flip-flops with 3-state outputs, capable of driving highly-capacitive or low-impedance loads. This provides the device with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components.


Gated enable inputs are provided for controlling the entry of data into the flip-flops. When both data-enable inputs are low, data at the D inputs are loaded into their respective flip-flops on the next positive transition of the buffered clock input. Gated output control inputs are also provided. When both are low, the normal logic states of the four outputs are available for driving the loads or bus lines. The outputs are disabled independently from the level of the clock by a high logic level at either output control input. The outputs then present a high impedance and neither load nor drive the bus line. Detailed operation is given in the function table.

To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the output control circuitry is designed so that the average output disable times are shorter than the average output enable times.

These devices provide speeds and drive capability equivalent to their ALSTTL counterparts and yet maintain CMOS power levels. The input and output voltage levels allow direct interface with TTL, NMOS and CMOS devices without any external components.

All inputs and outputs are protected from damage due to static discharge by internal diode clamps to  $V_{CC}$  and ground.

### PIN CONFIGURATION



### FUNCTION TABLE

CLR	CLK	Input			Output Q
		Data Enable		Data D	
		$\bar{G}1$	$\bar{G}2$		
H	X	X	X	X	L
L	L	X	X	X	$Q_0$
L	$\uparrow$	H	X	X	$Q_0$
L	$\uparrow$	X	H	X	$Q_0$
L	$\uparrow$	L	L	L	L
L	$\uparrow$	L	L	H	H


When either M or N (or both) is (are) high the output is disabled to the high-impedance state; however sequential operation of the flip-flops is not affected.

# KS54AHCT 173 4-Bit D-Type Registers with 3-State Outputs

## KS74AHCT

T-46-09-03

### LOGIC DIAGRAM



**KS54AHCT 173 4-Bit D-Type Registers with 3-State Outputs**  
**KS74AHCT**

T-46-09-05

**Absolute Maximum Ratings\***

- Supply Voltage Range  $V_{CC}$  . . . . . -0.5V to +7V
- DC Input Diode Current,  $I_{IK}$   
 $(V_I < -0.5V \text{ or } V_I > V_{CC} + 0.5V)$  . . . . .  $\pm 20$  mA
- DC Output Diode Current,  $I_{OK}$   
 $(V_O < -0.5V \text{ or } V_O > V_{CC} + 0.5V)$  . . . . .  $\pm 20$  mA
- Continuous Output Current Per Pin,  $I_O$   
 $(-0.5V < V_O < V_{CC} + 0.5V)$  . . . . .  $\pm 70$  mA
- Continuous Current Through  
 $V_{CC}$  or GND pins . . . . .  $\pm 250$  mA
- Storage Temperature Range,  $T_{stg}$  . . . . . -65°C to +150°C
- Power Dissipation Per Package,  $P_d$ † . . . . . 500 mW

\* Absolute Maximum Ratings are those values beyond which permanent damage to the device may occur. These are stress ratings only and functional operation of the device at or beyond them is not implied. Long exposure to these conditions may affect device reliability.

- † Power Dissipation temperature derating:  
 Plastic Package (N): -12mW/°C from 65°C to 85°C  
 Ceramic Package (J): -12mW/°C from 100°C to 125°C

**Recommended Operating Conditions**

- Supply Voltage,  $V_{CC}$  . . . . . 4.5V to 5.5V
- DC Input & Output Voltages\*,  $V_{IN}, V_{OUT}$  . . . . . 0V to  $V_{CC}$
- Operating Temperature Range  
 KS74AHCT: -40°C to +85°C  
 KS54AHCT: -55°C to +125°C
- Input Rise & Fall Times,  $t_r, t_f$  . . . . . Max 500 ns

\* Unused inputs must always be tied to an appropriate logic voltage level (either  $V_{CC}$  or GND)

**DC ELECTRICAL CHARACTERISTICS** ( $V_{CC}=5V \pm 10\%$  Unless Otherwise Specified)

Characteristic	Symbol	Test Conditions	Guaranteed Limits			Unit	
			$T_a = 25^\circ\text{C}$	KS74AHCT $T_a = -40^\circ\text{C to } +85^\circ\text{C}$	KS54AHCT $T_a = -55^\circ\text{C to } +125^\circ\text{C}$		
Minimum High-Level Input Voltage	$V_{IH}$		2.0	2.0	2.0	V	
Maximum Low-Level Input Voltage	$V_{IL}$		0.8	0.8	0.8	V	
Minimum High-Level Output Voltage	$V_{OH}$	$V_{IN}=V_{IH}$ or $V_{IL}$ $I_O = -20\mu\text{A}$ $I_O = -6\text{mA}$	$V_{CC}$ 4.2	$V_{CC} - 0.1$ 3.98	$V_{CC} - 0.1$ 3.84	$V_{CC} - 0.1$ 3.7	V
Maximum Low-Level Output Voltage	$V_{OL}$	$V_{IN}=V_{IH}$ or $V_{IL}$ $I_O = 20\mu\text{A}$ $I_O = 12\text{mA}$ $I_O = 24\text{mA}$	0	0.1 0.26 0.39	0.1 0.33 0.5	0.1 0.4	V
Maximum Input Current	$I_{IN}$	$V_{IN}=V_{CC}$ or GND		$\pm 0.1$	$\pm 1.0$	$\pm 1.0$	$\mu\text{A}$
Maximum 3-State Leakage Current	$I_{OZ}$	Output Enable = $V_{IH}$ $V_{OUT}=V_{CC}$ or GND		$\pm 0.5$	$\pm 5.0$	$\pm 10.0$	$\mu\text{A}$
Maximum Quiescent Supply Current	$I_{CC}$	$V_{IN}=V_{CC}$ or GND $I_{OUT}=0\mu\text{A}$		8.0	80.0	160.0	$\mu\text{A}$
Additional Worst Case Supply Current	$\Delta I_{CC}$	per input pin $V_I = 2.4V$ , other inputs: at $V_{CC}$ or GND $I_{OUT}=0\mu\text{A}$		2.7	2.9	3.0	mA

4

**KS54AHCT 173** 4-Bit D-Type Registers with 3-State Outputs  
**KS74AHCT**

T-46-09-05

**AC ELECTRICAL CHARACTERISTICS** (Input  $t_r, t_f \leq 2$  ns), AHCT173





Characteristic	Symbol	Conditions <sup>1</sup>	$T_a = 25^\circ\text{C}$ $V_{CC} = 5.0\text{V}$		KS74AHCT $T_a = -40^\circ\text{C to } +85^\circ\text{C}$ $V_{CC} = 5.0\text{V} \pm 10\%$		KS54AHCT $T_a = -55^\circ\text{C to } +125^\circ\text{C}$ $V_{CC} = 5.0\text{V} \pm 10\%$		Unit
			Typ	Min	Max	Min	Max		
			Maximum Clock Frequency	$f_{max}$		50	30		
Propagation Delay, CLK to any Q	$t_{PLH}$	$C_L = 50\text{pF}$ $C_L = 150\text{pF}$	13 16		21 26		25 31	ns	
	$t_{PHL}$	$C_L = 50\text{pF}$ $C_L = 150\text{pF}$	13 16		21 26		25 31		
Propagation Delay, CLR to any Q	$t_{PHL}$	$C_L = 50\text{pF}$ $C_L = 150\text{pF}$	15 18		25 30		30 36	ns	
Output Enable Time, M or N to any Q	$t_{PZH}$	$R_L = 1\text{k}\Omega$	$C_L = 50\text{pF}$ $C_L = 150\text{pF}$	12 15	20 25		24 30	ns	
	$t_{PZL}$		$C_L = 50\text{pF}$ $C_L = 150\text{pF}$	12 15	20 25		24 30		
Output Disable Time, M or N to any Q	$t_{PHZ}$	$R_L = 1\text{k}\Omega, C_L = 50\text{pF}$		10	17		20	ns	
	$t_{PLZ}$			10	17		20		
Pulse Width	CLK High or Low	$t_w$		7	12		15	ns	
	CLR High			7	12		15		
Setup Time, before CLK <sup>†</sup>	$\bar{G}1$ and $\bar{G}2$	$t_{su}$		8	15		20	ns	
	Data			7	12		15		
	CLR Inactive			7	12		15		
Hold Time After CLK <sup>†</sup>	$\bar{G}1$ and $\bar{G}2$	$t_h$		-3	0		0	ns	
	Data			-3	0		0		
Input Capacitance	$C_{IN}$		5					pF	
Output Capacitance	$C_{OUT}$	Output Disabled	10					pF	
Power Dissipation Capacitance*	$C_{PD}$							pF	

\*  $C_{PD}$  determines the no-load dynamic power dissipation:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ .<sup>†</sup> For AC switching test circuits and timing waveforms see section 2.

**PACKAGE DIMENSIONS**

T-90-20





**1. PLASTIC PACKAGES**



7

**PACKAGE DIMENSIONS**

T-90-20





**PACKAGE DIMENSIONS**

T-90-20



**2. CERAMIC PACKAGES**

**14-Pin Ceramic DIP Units: mm**





Dim	Millimeters	
	Min	Max
A	—	5.08
B	0.38	0.58
B <sub>1</sub>	1.40	1.78
C	0.20	0.38
D	18.16	19.58
E	8.10	7.49
E <sub>1</sub>	7.62	10.03
F	2.54	
L	3.18	4.19
Q	0.51	1.02
S	1.91	2.29

**16-Pin Ceramic DIP Units: mm**





Dim	Millimeters	
	Min	Max
A	—	5.08
B	0.38	0.58
B <sub>1</sub>	1.40	1.78
C	0.20	0.38
D	19.05	19.94
E	8.10	7.49
E <sub>1</sub>	7.62	10.03
F	2.54	
L	3.18	4.19
Q	0.51	1.02
S	0.51	1.14

**20-Pin Ceramic DIP Units: mm**



Dim	Millimeters	
	Min	Max
A	4.06	5.08
B	0.38	0.53
B <sub>1</sub>	1.14	1.52
C	0.20	0.38
D	25.78	26.93
E	8.10	8.60
E <sub>1</sub>	7.77	7.88
F	2.54	
L	3.73	4.01
Q	0.38	0.89
S	0.51	1.14

**24-Pin Ceramic DIP Units: mm**



Dim	Millimeters	
	Min	Max
A	4.06	5.08
B	0.38	0.53
B <sub>1</sub>	1.14	1.52
C	0.20	0.38
D	31.50	32.84
E	7.24	7.75
E <sub>1</sub>	7.77	7.98
F	2.54	
L	3.73	4.01
Q	0.508	1.778
S	1.85	1.93

7