

RoHS Compliant Product
A suffix of "-C" specifies halogen free

DESCRIPTION


These miniature surface mount MOSFETs utilize a high cell density trench process to provide Low $R_{DS(on)}$ and to ensure minimal power loss and heat dissipation. Typical applications are DC-DC converters and power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.

FEATURES

- Low $R_{DS(on)}$ provides higher efficiency and extends battery life.
- Low thermal impedance copper leadframe ITO-220 saves board space.
- Fast switching speed.
- High performance trench technology.


PRODUCT SUMMARY

SSRF50P04-16		
V _{DS} (V)	R _{DS(on)} (m Ω)	I _D (A)
-40	16@V _{GS} = -10V	50
	28@V _{GS} = -4.5V	38



Dimensions in millimeters

REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	15.00	15.60	H	3.00	3.80
B	9.50	10.50	J	0.90	1.50
C	13.00	Min	K	0.50	0.90
D	4.30	4.70	L	2.34	2.74
E	2.50	3.10	M	2.50	2.90
F	2.40	2.80	N	Ø 3.1	Ø 3.4
G	0.30	0.70			



ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise specified)

PARAMETER	SYMBOL	RATINGS	UNIT
Drain-Source Voltage	V _{DS}	-40	V
Gate-Source Voltage	V _{GS}	± 20	V
Continuous Drain Current ¹	I _D @ $T_C=25^\circ\text{C}$	50	A
Pulsed Drain Current ²	I _{DM}	± 100	A
Continuous Source Current (Diode Conduction) ¹	I _S	-30	A
Total Power Dissipation ¹	P _D @ $T_C=25^\circ\text{C}$	60	W
Operating Junction and Storage Temperature Range	T _J , T _{STG}	-55 ~ 175	°C
THERMAL RESISTANCE RATINGS			
Maximum Thermal Resistance Junction-Ambient ¹	R _{θJA}	50	°C / W
Maximum Thermal Resistance Junction-Case	R _{θJC}	3.0	°C / W

Notes :

1 Package Limited.

2 Pulse width limited by maximum junction temperature.

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise specified)

PARAMETER	SYMBO	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
Static						
Gate-Threshold Voltage	$V_{GS(\text{th})}$	-1	-	-	V	$V_{DS} = V_{GS}$, $I_D = -250 \mu\text{A}$
Gate-Body Leakage	I_{GSS}	-	-	± 100	nA	$V_{DS} = 0\text{V}$, $V_{GS} = \pm 25\text{V}$
Zero Gate Voltage Drain Current	I_{DSS}	-	-	-1	μA	$V_{DS} = -24\text{V}$, $V_{GS} = 0\text{V}$
		-	-	-5		$V_{DS} = -24\text{V}$, $V_{GS} = 0\text{V}$, $T_J = 55^\circ\text{C}$
On-State Drain Current ¹	$I_{D(\text{on})}$	-41	-	-	A	$V_{DS} = -5\text{V}$, $V_{GS} = -10\text{V}$
Drain-Source On-Resistance ¹	$R_{DS(\text{ON})}$	-	-	16	$\text{m}\Omega$	$V_{GS} = -10\text{V}$, $I_D = -1\text{ A}$
		-	-	28		$V_{GS} = -4.5\text{V}$, $I_D = -1\text{ A}$
Forward Transconductance ¹	g_{fs}	-	31	-	S	$V_{DS} = -15\text{V}$, $I_D = -1\text{ A}$
Diode Forward Voltage	V_{SD}	-	-0.7	-	V	$I_S = -41\text{ A}$, $V_{GS} = 0\text{ V}$
Dynamic ²						
Total Gate Charge	Q_g	-	25	-	nC	$V_{DS} = -15\text{ V}$ $V_{GS} = -4.5\text{ V}$ $I_D = -1\text{ A}$
Gate-Source Charge	Q_{gs}	-	5.2	-		
Gate-Drain Charge	Q_{gd}	-	17	-		
Turn-on Delay Time	$T_{d(\text{on})}$	-	15	-	nS	$V_{DD} = -15\text{ V}$ $I_D = -41\text{ A}$ $V_{GEN} = 10\text{ V}$ $R_L = 15\Omega$ $R_G = 6\Omega$
Rise Time	T_r	-	44	-		
Turn-off Delay Time	$T_{d(\text{off})}$	-	46	-		
Fall Time	T_f	-	89	-		

Notes

- 1 Pulse test : Pulse width $\leq 300 \mu\text{s}$, duty cycle $\leq 2\%$.
 2 Guaranteed by design, not subject to production testing.