




KERSEMI ELECTRONIC CO.,LTD.

IRF9540NS/L

- Advanced Process Technology
- Surface Mount (IRF9540S)
- Low-profile through-hole (IRF9540L)
- 175°C Operating Temperature
- Fast Switching
- P-Channel
- Fully Avalanche Rated

TO-263


TO-262



Description

The D²Pak is a surface mount power package capable of accommodating die sizes up to HEX-4. It provides the highest power capability and the lowest possible on-resistance in any existing surface mount package. The D²Pak is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0W in a typical surface mount application.

The through-hole version (IRF9540L) is available for low-profile applications.



Absolute Maximum Ratings

	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ -10V ^⑤	-23	A
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ -10V ^⑤	-16	
I _{DM}	Pulsed Drain Current ①⑤	-76	
P _D @ T _A = 25°C	Power Dissipation	3.8	
P _D @ T _C = 25°C	Power Dissipation	140	W
	Linear Derating Factor	0.91	W/°C
V _{GS}	Gate-to-Source Voltage	± 20	V
E _{AS}	Single Pulse Avalanche Energy②⑤	430	mJ
I _{AR}	Avalanche Current①	-11	A
E _{AR}	Repetitive Avalanche Energy①	14	mJ
dv/dt	Peak Diode Recovery dv/dt ③⑤	-5.0	V/ns
T _J	Operating Junction and	-55 to + 175	°C
T _{STG}	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	

Thermal Resistance

	Parameter	Typ.	Max.	Units
R _{θJC}	Junction-to-Case	—	1.1	°C/W
R _{θJA}	Junction-to-Ambient (PCB Mounted,steady-state)**	—	40	




IRF9540NS/L

Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	-100	—	—	V	$V_{\text{GS}} = 0\text{V}$, $I_D = -250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}/\Delta T_J}$	Breakdown Voltage Temp. Coefficient	—	-0.11	—	V/ $^\circ\text{C}$	Reference to 25°C , $I_D = -1\text{mA}$ ⑤
$R_{\text{DS}(\text{on})}$	Static Drain-to-Source On-Resistance	—	—	0.117	Ω	$V_{\text{GS}} = -10\text{V}$, $I_D = -11\text{A}$ ④
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	-2.0	—	-4.0	V	$V_{\text{DS}} = V_{\text{GS}}$, $I_D = -250\mu\text{A}$
g_{fs}	Forward Transconductance	5.3	—	—	S	$V_{\text{DS}} = -50\text{V}$, $I_D = -11\text{A}$ ⑤
I_{DSS}	Drain-to-Source Leakage Current	—	—	-25	μA	$V_{\text{DS}} = -100\text{V}$, $V_{\text{GS}} = 0\text{V}$
		—	—	-250		$V_{\text{DS}} = -80\text{V}$, $V_{\text{GS}} = 0\text{V}$, $T_J = 150^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{\text{GS}} = 20\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{\text{GS}} = -20\text{V}$
Q_g	Total Gate Charge	—	—	97	nC	$I_D = -11\text{A}$
Q_{gs}	Gate-to-Source Charge	—	—	15		$V_{\text{DS}} = -80\text{V}$
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	—	51		$V_{\text{GS}} = -10\text{V}$, See Fig. 6 and 13 ④ ⑤
$t_{\text{d}(\text{on})}$	Turn-On Delay Time	—	15	—	ns	$V_{\text{DD}} = -50\text{V}$
t_r	Rise Time	—	67	—		$I_D = -11\text{A}$
$t_{\text{d}(\text{off})}$	Turn-Off Delay Time	—	51	—		$R_G = 5.1\Omega$
t_f	Fall Time	—	51	—		$R_D = 4.2\Omega$, See Fig. 10 ④
L_S	Internal Source Inductance	—	7.5	—	nH	Between lead, and center of die contact
C_{iss}	Input Capacitance	—	1300	—	pF	$V_{\text{GS}} = 0\text{V}$
C_{oss}	Output Capacitance	—	400	—		$V_{\text{DS}} = -25\text{V}$
C_{rss}	Reverse Transfer Capacitance	—	240	—		$f = 1.0\text{MHz}$, See Fig. 5 ⑤

Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I_S	Continuous Source Current (Body Diode)	—	—	-23	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) ①	—	—	-76		
V_{SD}	Diode Forward Voltage	—	—	-1.6	V	$T_J = 25^\circ\text{C}$, $I_S = -11\text{A}$, $V_{\text{GS}} = 0\text{V}$ ④
t_{rr}	Reverse Recovery Time	—	150	220	ns	$T_J = 25^\circ\text{C}$, $I_F = -11\text{A}$
Q_{rr}	Reverse Recovery Charge	—	830	1200	nC	$dI/dt = -100\text{A}/\mu\text{s}$ ④ ⑤
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L_S+L_D)				

Notes:





① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)

④ Pulse width $\leq 300\mu\text{s}$; duty cycle $\leq 2\%$.

② Starting $T_J = 25^\circ\text{C}$, $L = 7.1\text{mH}$
 $R_G = 25\Omega$, $I_{AS} = -11\text{A}$. (See Figure 12)

⑤ Uses IRF9540N data and test conditions

③ $I_{SD} \leq -11\text{A}$, $di/dt \leq -470\text{A}/\mu\text{s}$, $V_{\text{DD}} \leq V_{(\text{BR})\text{DSS}}$,
 $T_J \leq 175^\circ\text{C}$






Fig 5. Typical Capacitance Vs.
Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs.
Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode
Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs.
Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case



IRF9540NS/L




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform






Fig 13b. Gate Charge Test Circuit

Peak Diode Recovery dv/dt Test Circuit




*** $V_{GS} = 5.0\text{V}$ for Logic Level and 3V Drive Devices

Fig 14. For P-Channel HEXFETS




IRF9540NS/L

D²Pak Package Outline



Part Marking Information

D²Pak






IRF9540NS/L


Package Outline

TO-262 Outline



Part Marking Information

TO-262





IRF9540NS/L

Tape & Reel Information
D²Pak

