## Description

The 9DBV0631 is a member of IDT's 1.8 V Very-Low-Power (VLP) PCle family. The device has 6 output enables for clock management and 3 selectable SMBus addresses.

## Recommended Application

1.8V PCle Gen1-2-3 Zero Delay/Fanout Buffer (ZDB/FOB)

## Output Features

- 6-1-200 MHz Low-Power (LP) HCSL DIF pairs


## Key Specifications

- DIF additive cycle-to-cycle jitter <5ps
- DIF output-to-output skew <60ps
- DIF additive phase jitter is <100fs rms for PCle Gen3
- DIF additive phase jitter <300fs rms for SGMII


## Features/Benefits

- LP-HCSL outputs; save 12 resistors compared to standard PCle devices
- 55mW typical power consumption in PLL mode; minimal power consumption
- Outputs can optionally be supplied from any voltage between 1.05 and 1.8 V ; maximum power savings
- OE\# pins; support DIF power management
- HCSL-compatible differential input; can be driven by common clock sources
- Spread Spectrum tolerant; allows reduction of EMI
- Programmable Slew rate for each output; allows tuning for various line lengths
- Programmable output amplitude; allows tuning for various application environments
- Pin/software selectable PLL bandwidth and PLL Bypass; minimize phase jitter for each application
- Outputs blocked until PLL is locked; clean system start-up
- Configuration can be accomplished with strapping pins; SMBus interface not required for device control
- 3.3 V tolerant SMBus interface works with legacy controllers
- Space saving 40-pin $5 \times 5 \mathrm{~mm}$ MLF; minimal board space
- 3 selectable SMBus addresses; multiple devices can easily share an SMBus segment


## Block Diagram



## Pin Configuration



40-VFQFPN
$\wedge$ prefix indicates internal Pull-Up Resistor v prefix indicates Internal Pull-Down Resistor $5 \mathrm{~mm} \times 5 \mathrm{~mm} 0.4 \mathrm{~mm}$ pin pitch

## SMBus Address Selection Table

|  | SADR | Address | + |
| :---: | :---: | :---: | :---: |
| State <br> Read/Write bit <br> $\quad 0 \quad 1101011$ | x |  |  |
|  | M | 1101100 | x |

## Power Management Table

| CKPWRGD_PD\# | CLK_IN | $\begin{array}{c}\text { SMBus } \\ \text { OEx bit }\end{array}$ | OEx\# Pin | DIFx |  | PLL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $X$ | Lrue O/P |  |$]$

1. If Bypass mode is selected, the PLL will be off, and outputs will follow this table.

## Power Connections

| Pin Number |  | VDDIO | GND |
| :---: | :---: | :---: | :---: |
| Description |  |  |  |
| 5 |  | 41 | Input <br> receiver <br> analog |
| 11 |  | 8 | Digital Power |
| 16,31 | $12,17,26,32$, <br> 39 | 41 | DIF outputs, <br> Logic |
| 25 |  | 41 | PLL Analog |

## Frequency Select Table

| FSEL <br> Byte3 [1:0] | CLK_IN <br> (MHz) | DIFx <br> $(\mathbf{M H z})$ |
| :---: | :---: | :---: |
| 00 | 100.00 | CLK_IN |
| 01 | 50.00 | CLK_IN |
| 10 | 125.00 | CLK_IN |
| 11 | Reserved | Reserved |

## PLL Operating Mode

| HiBW_BypM_LoBW\# | MODE | Byte1 [7:6] <br> Readback | Byte1 [4:3] <br> Control |
| :---: | :---: | :---: | :---: |
| 0 | PLL Lo BW | 00 | 00 |
| M | Bypass | 01 | 01 |
| 1 | PLL Hi BW | 11 | 11 |

## Pin Descriptions

| PIN \# | PIN NAME | PIN TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 1 | vSADR_tri | LATCHED <br> IN | Tri-level latch to select SMBus Address. See SMBus Address Selection Table. |
| 2 | ^vHIBW_BYPM_LOBW\# | $\begin{array}{\|c\|} \hline \text { LATCHED } \\ \mathrm{IN} \end{array}$ | Trilevel input to select High BW, Bypass or Low BW mode. See PLL Operating Mode Table for Details. |
| 3 | FB_DNC | DNC | True clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connect anything to this pin. |
| 4 | FB_DNC\# | DNC | Complement clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connect anything to this pin. |
| 5 | VDDR1.8 | PWR | 1.8 V power for differential input clock (receiver). This VDD should be treated as an Analog power rail and filtered appropriately. |
| 6 | CLK_IN | IN | True Input for differential reference clock. |
| 7 | CLK_IN\# | IN | Complementary Input for differential reference clock. |
| 8 | GNDDIG | GND | Ground pin for digital circuitry |
| 9 | SCLK_3.3 | IN | Clock pin of SMBus circuitry, 3.3V tolerant. |
| 10 | SDATA_3.3 | I/O | Data pin for SMBus circuitry, 3.3V tolerant. |
| 11 | VDDDIG1.8 | PWR | 1.8 V digital power (dirty power) |
| 12 | VDDIO | PWR | Power supply for differential outputs |
| 13 | vOE0\# | IN | Active low input for enabling DIF pair 0. This pin has an internal pull-down. 1 =disable outputs, $0=$ enable outputs |
| 14 | DIFO | OUT | Differential true clock output |
| 15 | DIFO\# | OUT | Differential Complementary clock output |
| 16 | VDD1.8 | PWR | Power supply, nominal 1.8V |
| 17 | VDDIO | PWR | Power supply for differential outputs |
| 18 | DIF1 | OUT | Differential true clock output |
| 19 | DIF1\# | OUT | Differential Complementary clock output |
| 20 | NC | N/A | No Connection. |
| 21 | vOE1\# | IN | Active low input for enabling DIF pair 1. This pin has an internal pull-down. 1 =disable outputs, $0=$ enable outputs |
| 22 | DIF2 | OUT | Differential true clock output |
| 23 | DIF2\# | OUT | Differential Complementary clock output |
| 24 | vOE2\# | IN | Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 =disable outputs, $0=$ enable outputs |
| 25 | VDDA1.8 | PWR | 1.8 V power for the PLL core. |
| 26 | VDDIO | PWR | Power supply for differential outputs |
| 27 | DIF3 | OUT | Differential true clock output |
| 28 | DIF3\# | OUT | Differential Complementary clock output |
| 29 | vOE3\# | IN | Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, $0=$ enable outputs |
| 30 | NC | N/A | No Connection. |
| 31 | VDD1.8 | PWR | Power supply, nominal 1.8V |
| 32 | VDDIO | PWR | Power supply for differential outputs |
| 33 | DIF4 | OUT | Differential true clock output |
| 34 | DIF4\# | OUT | Differential Complementary clock output |
| 35 | vOE4\# | IN | Active low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, $0=$ enable outputs |
| 36 | DIF5 | OUT | Differential true clock output |
| 37 | DIF5\# | OUT | Differential Complementary clock output |
| 38 | vOE5\# | IN | Active low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, $0=$ enable outputs |
| 39 | VDDIO | PWR | Power supply for differential outputs |
| 40 | ^CKPWRGD_PD\# | IN | Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor. |
| 41 | ePAD | GND | Connect paddle to ground. |

## Test Loads



Alternate Differential Output Terminations

| Rs | Zo | Units |
| :---: | :---: | :---: |
| 33 | 100 | Ohms |
| 27 | 85 |  |

## Driving LVDS

Driving LVDS


Driving LVDS inputs

|  | Value |  |  |
| :--- | :---: | :---: | :---: |
| Component | Receiver has <br> termination | Receiver does not <br> have termination |  |
| R7a, R7b | 10 K ohm | 140 ohm |  |
| R8a, R8b | 5.6 K ohm | 75 ohm |  |
| Cc | 0.1 uF | 0.1 uF |  |
| Vcm | 1.2 volts | 1.2 volts |  |

## Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the 9DBV0631. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | VDDx |  | -0.5 |  | 2.5 | V | 1,2 |
| Input Voltage | $\mathrm{V}_{\text {IN }}$ |  | -0.5 |  | $\mathrm{~V}_{\text {DD }}+0.5$ | V | 1,3 |
| Input High Voltage, SMBus | $\mathrm{V}_{\text {IHSMB }}$ | SMBus clock and data pins |  |  | 3.6 | V | 1 |
| Storage Temperature | Ts |  | -65 |  | 150 | ${ }^{\circ} \mathrm{C}$ | 1 |
| Junction Temperature | Tj |  |  |  | 125 | ${ }^{\circ} \mathrm{C}$ | 1 |
| Input ESD protection | ESD prot | Human Body Model | 2000 |  |  | V | 1 |

${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
${ }^{2}$ Operation under these conditions is neither implied nor guaranteed.
${ }^{3}$ Not to exceed 2.5 V .

## Electrical Characteristics-Clock Input Parameters

TA = $\mathrm{T}_{\text {AMB }}$; Supply Voltage per VDD, VDDIO of normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage - DIF_IN | $\mathrm{V}_{\text {IHDIF }}$ | Differential inputs (single-ended measurement) | 300 | 750 | 1150 | mV | 1 |
| Input Low Voltage - DIF_IN | $\mathrm{V}_{\text {ILDIF }}$ | Differential inputs (single-ended measurement) | $V_{S S}-300$ | 0 | 300 | mV | 1 |
| Input Common Mode Voltage - DIF_IN | $\mathrm{V}_{\text {com }}$ | Common Mode Input Voltage | 200 |  | 725 | mV | 1 |
| Input Amplitude - DIF_IN | $\mathrm{V}_{\text {SWING }}$ | Peak to Peak value (V ${ }_{\text {IHDIF }}-\mathrm{V}_{\text {ILDIF }}$ ) | 300 |  | 1450 | mV | 1 |
| Input Slew Rate - DIF_IN | dv/dt | Measured differentially | 0.35 |  | 8 | $\mathrm{V} / \mathrm{ns}$ | 1,2 |
| Input Leakage Current | $\mathrm{I}_{\mathrm{IN}}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\text {IN }}=\mathrm{GND}$ | -5 |  | 5 | uA |  |
| Input Duty Cycle | $\mathrm{d}_{\text {tin }}$ | Measurement from differential wavefrom | 45 |  | 55 | \% | 1 |
| Input Jitter - Cycle to Cycle | $J_{\text {DIFIn }}$ | Differential Measurement | 0 |  | 150 | ps | 1 |

${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
${ }^{2}$ Slew rate measured through $+/-75 \mathrm{mV}$ window centered around differential zero

## Electrical Characteristics-Input/Supply/Common Parameters-Normal Operating Conditions

TA $=\mathrm{T}_{\text {AMB }}$, Voltage per VDD, VDDIO of normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | VDDx | Supply voltage for core and analog | 1.7 | 1.8 | 1.9 | V |  |
| Output Supply Voltage | VDDIO | Supply voltage for Low Power HCSL Outputs | 0.95 | 1.05-1.8 | 1.9 | V |  |
| Ambient Operating Temperature | $\mathrm{T}_{\text {AMB }}$ | Commmercial range | 0 | 25 | 70 | ${ }^{\circ} \mathrm{C}$ | 1 |
|  |  | Industrial range | -40 | 25 | 85 | ${ }^{\circ} \mathrm{C}$ | 1 |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | Single-ended inputs, except SMBus | $0.75 \mathrm{~V}_{\mathrm{DD}}$ |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |  |
| Input Mid Voltage | $\mathrm{V}_{\text {IM }}$ | Single-ended tri-level inputs ('_tri' suffix) | $0.4 \mathrm{~V}_{\mathrm{DD}}$ |  | $0.6 \mathrm{~V}_{\mathrm{DD}}$ | V |  |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ | Single-ended inputs, except SMBus | -0.3 |  | $0.25 \mathrm{~V}_{\mathrm{DD}}$ | V |  |
| Input Current | $\mathrm{I}_{\text {IN }}$ | Single-ended inputs, $\mathrm{V}_{\text {IN }}=\mathrm{GND}, \mathrm{V}_{\text {IN }}=$ VDD | -5 |  | 5 | uA |  |
|  | $\mathrm{I}_{\mathrm{INP}}$ | Single-ended inputs <br> $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$; Inputs with internal pull-up resistors $\mathrm{V}_{\text {IN }}=$ VDD; Inputs with internal pull-down resistors | -200 |  | 200 | uA |  |
| Input Frequency | $\mathrm{F}_{\text {ibyp }}$ | Bypass mode | 1 |  | 200 | MHz | 2 |
|  | $\mathrm{F}_{\text {ipll }}$ | 100MHz PLL mode | 60 | 100.00 | 110 | MHz | 2 |
|  | $\mathrm{F}_{\text {ipll }}$ | 125MHz PLL mode | 75 | 125.00 | 137.5 | MHz | 2 |
|  | $\mathrm{F}_{\text {ipll }}$ | 50 MHz PLL mode | 30 | 50.00 | 55 | MHz | 2 |
| Pin Inductance | $L_{\text {pin }}$ |  |  |  | 7 | nH | 1 |
| Capacitance | $\mathrm{C}_{\text {IN }}$ | Logic Inputs, except DIF_IN | 1.5 |  | 5 | pF | 1 |
|  | $\mathrm{C}_{\text {INDIF_IN }}$ | DIF_IN differential clock inputs | 1.5 |  | 2.7 | pF | 1,6 |
|  | $\mathrm{C}_{\text {OUT }}$ | Output pin capacitance |  |  | 6 | pF | 1 |
| Clk Stabilization | $\mathrm{T}_{\text {Stab }}$ | From $\mathrm{V}_{\mathrm{DD}}$ Power-Up and after input clock stabilization or de-assertion of PD\# to 1st clock |  |  | 1 | ms | 1,2 |
| Input SS Modulation Frequency PCle | $\mathrm{f}_{\text {MODINPCle }}$ | Allowable Frequency for PCle Applications (Triangular Modulation) | 30 |  | 33 | kHz |  |
| Input SS Modulation Frequency non-PCle | $\mathrm{f}_{\text {MODIN }}$ | Allowable Frequency for non-PCle Applications (Triangular Modulation) | 0 |  | 66 | kHz |  |
| OE\# Latency | $\mathrm{t}_{\text {Latoe }}$ | DIF start after OE\# assertion DIF stop after OE\# deassertion | 1 |  | 3 | clocks | 1,3 |
| Tdrive_PD\# | $\mathrm{t}_{\text {DRVPD }}$ | DIF output enable after PD\# de-assertion |  |  | 300 | us | 1,3 |
| Tfall | $\mathrm{t}_{\mathrm{F}}$ | Fall time of single-ended control inputs |  |  | 5 | ns | 2 |
| Trise | $\mathrm{t}_{\mathrm{R}}$ | Rise time of single-ended control inputs |  |  | 5 | ns | 2 |
| SMBus Input Low Voltage | $\mathrm{V}_{\text {ILSMB }}$ | $\mathrm{V}_{\text {DDSMB }}=3.3 \mathrm{~V}$, see note 4 for $\mathrm{V}_{\text {DDSMB }}<3.3 \mathrm{~V}$ |  |  | 0.8 | V | 4 |
| SMBus Input High Voltage | $\mathrm{V}_{\text {IHSMB }}$ | $\mathrm{V}_{\text {DDSMB }}=3.3 \mathrm{~V}$, see note 5 for $\mathrm{V}_{\text {DDSMB }}<3.3 \mathrm{~V}$ | 2.1 |  | 3.6 | V | 5 |
| SMBus Output Low Voltage | $\mathrm{V}_{\text {OLSMB }}$ | @ IPULLUP |  |  | 0.4 | V |  |
| SMBus Sink Current | IpULLUP | @ $\mathrm{V}_{\mathrm{OL}}$ | 4 |  |  | mA |  |
| Nominal Bus Voltage | $\mathrm{V}_{\text {DDSMB }}$ | Bus Voltage | 1.7 |  | 3.6 | V |  |
| SCLK/SDATA Rise Time | $\mathrm{t}_{\text {RSMB }}$ | (Max VIL - 0.15) to (Min VIH + 0.15) |  |  | 1000 | ns | 1 |
| SCLK/SDATA Fall Time | $\mathrm{t}_{\text {FSMB }}$ | (Min VIH + 0.15) to (Max VIL - 0.15) |  |  | 300 | ns | 1 |
| SMBus Operating Frequency | $\mathrm{f}_{\text {MAXSMB }}$ | Maximum SMBus operating frequency |  |  | 400 | kHz | 7 |

${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
${ }^{2}$ Control input must be monotonic from $20 \%$ to $80 \%$ of input swing.
${ }^{3}$ Time from deassertion until outputs are $>200 \mathrm{mV}$
${ }^{4}$ For $\mathrm{V}_{\text {DDSMB }}<3.3 \mathrm{~V}, \mathrm{~V}_{\text {ILSMB }}<=0.35 \mathrm{~V}_{\text {DDSMB }}$
${ }^{5}$ For $\mathrm{V}_{\text {DDSMB }}<3.3 \mathrm{~V}, \mathrm{~V}_{\text {IHSMB }}>=0.65 \mathrm{~V}_{\text {DDSMB }}$
${ }^{6}$ DIF_IN input
${ }^{7}$ The differential input clock must be running for the SMBus to be active

## Electrical Characteristics-Low-Power HCSL Outputs

TA $=\mathrm{T}_{\text {AMB }}$; Supply Voltage per VDD, VDDIO of normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Slew rate | dV/dt | Scope averaging on, fast setting | 1.7 | 2.9 | 4 | V/ns | 1,2,3 |
|  | dV/dt | Scope averaging on, slow setting | 1.1 | 2.1 | 3.4 | $\mathrm{V} / \mathrm{ns}$ | 1,2,3 |
| Slew rate matching | $\square \mathrm{dV} / \mathrm{dt}$ | Slew rate matching, Scope averaging on |  | 7 | 20 | \% | 1,2,4 |
| Voltage High | $\mathrm{V}_{\text {HIGH }}$ | Statistical measurement on single-ended signal using oscilloscope math function. (Scope averaging on) | 660 | 774 | 850 | mV | 7 |
| Voltage Low | $V_{\text {Low }}$ |  | -150 | 18 | 150 |  | 7 |
| Max Voltage | Vmax | Measurement on single ended signal using absolute value. (Scope averaging off) |  | 821 | 1150 | mV | 7 |
| Min Voltage | Vmin |  | -300 | -15 |  |  | 7 |
| Vswing | Vswing | Scope averaging off | 300 | 1536 |  | mV | 1,2 |
| Crossing Voltage (abs) | Vcross_abs | Scope averaging off | 250 | 414 | 550 | mV | 1,5 |
| Crossing Voltage (var) | $\Delta$-Vcross | Scope averaging off |  | 13 | 140 | mV | 1,6 |

${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
${ }^{2}$ Measured from differential waveform
${ }^{3}$ Slew rate is measured through the Vswing voltage range centered around differential $0 V$. This results in $a+/-150 \mathrm{mV}$ window around differential OV.
${ }^{4}$ Matching applies to rising edge rate for Clock and falling edge rate for Clock\#. It is measured using a $+/-75 \mathrm{mV}$ window centered on the average cross point where Clock rising meets Clock\# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.
${ }^{5}$ Vcross is defined as voltage where Clock = Clock\# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock\# falling).
${ }^{6}$ The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting $\Delta$-Vcross to be smaller than Vcross absolute.
${ }^{7}$ At default SMBus settings.

## Electrical Characteristics-Current Consumption

TA $=\mathrm{T}_{\text {AMB }}$; Supply Voltage per VDD, VDDIO of normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Supply Current | $\mathrm{I}_{\text {DDA }}$ | VDDA+VDDR, PLL Mode, @ 100MHz |  | 11 | 15 | mA | 1 |
|  | $\mathrm{I}_{\mathrm{DD}}$ | VDD, All outputs active @ 100MHz |  | 6 | 10 | mA | 1 |
|  | $\mathrm{I}_{\mathrm{DDO}}$ | VDDIO, All outputs active @ 100MHz |  | 24 | 30 | mA | 1 |
| Powerdown Current | $\mathrm{I}_{\text {DDAPD }}$ | VDDA+VDDR, CKPWRGD_PD\#=0 |  | 0.4 | 0.6 | mA | 1,2 |
|  | $\mathrm{I}_{\text {DDPD }}$ | VDD, CKPWRGD_PD\#=0 |  | 0.5 | 0.8 | mA | 1, 2 |
|  | $\mathrm{I}_{\text {DDOPD }}$ | VDDIO, CKPWRGD_PD\#=0 |  | 0.0003 | 0.1 | mA | 1, 2 |

[^0]
## Electrical Characteristics-Output Duty Cycle, Jitter, Skew and PLL Characteristics

TA = $\mathrm{T}_{\text {AMB }}$; Supply Voltage per VDD, VDDIO of normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PLL Bandwidth | BW | -3dB point in High BW Mode | 1.8 | 2.7 | 3.8 | MHz | 1,5 |
|  |  | -3dB point in Low BW Mode | 0.8 | 1.4 | 2 | MHz | 1,5 |
| PLL Jitter Peaking | $\mathrm{t}_{\text {JPEAK }}$ | Peak Pass band Gain |  | 1.1 | 2 | dB | 1 |
| Duty Cycle | $t_{\text {DC }}$ | Measured differentially, PLL Mode | 45 | 50.1 | 55 | \% | 1 |
| Duty Cycle Distortion | $t_{\text {DCD }}$ | Measured differentially, Bypass Mode @100MHz | -1 | 0.0 | 1 | \% | 1,3 |
| Skew, Input to Output | $\mathrm{t}_{\text {pdBYP }}$ | Bypass Mode, $\mathrm{V}_{\mathrm{T}}=50 \%$ | 3000 | 3636 | 4500 | ps | 1 |
|  | $\mathrm{t}_{\mathrm{pdPLL}}$ | PLL Mode $\mathrm{V}_{\mathrm{T}}=50 \%$ | 0 | 81 | 200 | ps | 1,4 |
| Skew, Output to Output | $\mathrm{t}_{\text {sk3 }}$ | $\mathrm{V}_{\mathrm{T}}=50 \%$ |  | 26 | 50 | ps | 1,4 |
| Jitter, Cycle to cycle | $\mathrm{t}_{\text {jcyc-cyc }}$ | PLL mode |  | 13 | 50 | ps | 1,2 |
|  |  | Additive Jitter in Bypass Mode |  | 0.1 | 5 | ps | 1,2 |

${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
${ }^{2}$ Measured from differential waveform
${ }^{3}$ Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode.
${ }^{4}$ All outputs at default slew rate
${ }^{5}$ The MIN/TYP/MAX values of each BW setting track each other, i.e., Low BW MAX will never occur with Hi BW MIN.

## Electrical Characteristics-Phase Jitter Parameters

TA $=\mathrm{T}_{\text {AMB }}$; Supply Voltage per VDD, VDDIO of normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | INDUSTRY LIMIT | UNITS | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Phase Jitter, PLL Mode | $\mathrm{t}_{\text {jphPCleG1 }}$ | PCIe Gen 1 |  | 31 | 52 | 86 | ps (p-p) | 1,2,3,5 |
|  | $\mathrm{t}_{\text {jphPCleG2 }}$ | PCle Gen 2 Lo Band 10 kHz < $\mathrm{f}<1.5 \mathrm{MHz}$ |  | 0.8 | 1.4 | 3 | $\begin{gathered} \mathrm{ps} \\ (\mathrm{rms}) \end{gathered}$ | 1,2,3,5 |
|  |  | PCle Gen 2 High Band $1.5 \mathrm{MHz}<\mathrm{f}<$ Nyquist ( 50 MHz ) |  | 2.3 | 2.5 | 3.1 | $\begin{gathered} \mathrm{ps} \\ (\mathrm{rms}) \end{gathered}$ | 1,2,3,5 |
|  | $\mathrm{t}_{\text {jphPCleG3 }}$ | PCle Gen 3 Common Clock Architecture (PLL BW of $2-4$ or $2-5 \mathrm{MHz}, \mathrm{CDR}=10 \mathrm{MHz}$ ) |  | 0.5 | 0.6 | 1 | $\begin{gathered} \mathrm{ps} \\ (\mathrm{rms}) \end{gathered}$ | 1,2,3,5 |
|  | $\mathrm{t}_{\text {jphPCleG3SRn }}$ <br> s | PCle Gen 3 Separate Reference No Spread (SRnS) (PLL BW of $2-4$ or $2-5 \mathrm{MHz}, C D R=10 \mathrm{MHz}$ ) |  | 0.5 | 0.6 | 0.7 | $\begin{gathered} \mathrm{ps} \\ (\mathrm{rms}) \end{gathered}$ | 1,2,3,5 |
|  | $\mathrm{t}_{\text {jphSGMII }}$ | $125 \mathrm{MHz}, 1.5 \mathrm{MHz}$ to $20 \mathrm{MHz},-20 \mathrm{~dB} /$ decade rollover $<1.5 \mathrm{MHz},-40 \mathrm{db} /$ decade rolloff $>10 \mathrm{MHz}$ |  | 1.9 | 2 | N/A | $\begin{aligned} & \mathrm{ps} \\ & \text { (rms) } \end{aligned}$ | 1,2,3,5 |
| Additive Phase Jitter | $\mathrm{t}_{\text {jphPCleG1 }}$ | PCle Gen 1 |  | 0.1 | 5 | N/A | $\begin{gathered} \text { ps } \\ (\mathrm{p}-\mathrm{p}) \end{gathered}$ | 1,2,3 |
|  | $\mathrm{t}_{\text {jphPCleG2 }}$ | PCle Gen 2 Lo Band 10 kHz < $\mathrm{f}<1.5 \mathrm{MHz}$ |  | 0.1 | 0.4 | N/A | $\begin{gathered} \mathrm{ps} \\ (\mathrm{rms}) \end{gathered}$ | 1,2,5 |
|  |  | PCle Gen 2 High Band $1.5 \mathrm{MHz}<\mathrm{f}<$ Nyquist (50MHz) |  | 0.10 | 0.3 | N/A | $\begin{gathered} \mathrm{ps} \\ (\mathrm{rms}) \end{gathered}$ | 1,2,5 |
|  | $\mathrm{t}_{\text {jphPCleG3 }}$ | PCle Gen 3 (PLL BW of $2-4 \mathrm{MHz}, \mathrm{CDR}=10 \mathrm{MHz}$ ) |  | 0.00 | 0.1 | N/A | $\begin{gathered} \mathrm{ps} \\ (\mathrm{rms}) \end{gathered}$ | 1,2,4,5 |
|  | $\mathrm{t}_{\text {jphSGMIIMO }}$ | $125 \mathrm{MHz}, 1.5 \mathrm{MHz}$ to $10 \mathrm{MHz},-20 \mathrm{~dB} /$ decade rollover < 1.5 MHz , $-40 \mathrm{db} /$ decade rolloff > 10 MHz |  | 165 | 200 | N/A | $\begin{aligned} & \text { fs } \\ & \text { (rms) } \end{aligned}$ | 1,6 |
|  | $\mathrm{t}_{\text {jphSGMIIM1 }}$ | $125 \mathrm{MHz}, 12 \mathrm{kHz}$ to $20 \mathrm{MHz},-20 \mathrm{~dB} /$ decade rollover $<1.5 \mathrm{MHz},-40 \mathrm{db} /$ decade rolloff $>10 \mathrm{MHz}$ |  | 251 | 300 | N/A | $\begin{aligned} & \text { fs } \\ & \text { (rms) } \end{aligned}$ | 1,6 |

[^1]
## Additive Phase Jitter: 125M (12kHz to 20MHz)

## Agilent E5052A Signal Source Analyzer



## General SMBus Serial Interface Information

## How to Write

- Controller (host) sends a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location $=\mathrm{N}$
- IDT clock will acknowledge
- Controller (host) sends the byte count = X
- IDT clock will acknowledge
- Controller (host) starts sending Byte $\mathbf{N}$ through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

| Index Block Write Operation |  |  |  |
| :---: | :---: | :---: | :---: |
| Controller (Host) |  |  | IDT (Slave/Receiver) |
| T | start bit |  |  |
| Slave Address |  |  |  |
| WR | WRite |  |  |
|  |  |  | ACK |
| Beginning Byte $=\mathrm{N}$ |  |  |  |
|  |  |  | ACK |
| Data Byte Count $=$ X |  |  |  |
|  |  |  | ACK |
| Beginning Byte N |  | $\begin{array}{\|l} \times \times \\ \text { 荷 } \end{array}$ |  |
|  |  |  | ACK |
| 0 |  |  |  |
| 0 |  |  | 0 |
| - |  |  | 0 |
|  |  |  | 0 |
| Byte $N+X-1$ |  |  |  |
|  |  |  | ACK |
| P | stoP bit |  |  |

Note: Read/Write address is latched on SADR pin.

## How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count $=\mathrm{X}$
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte $X$ (if $X_{(H)}$ was written to Byte 8)
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

Index Block Read Operation

| Controller (Host) |  |  | IDT |
| :---: | :---: | :---: | :---: |
| T | starT bit |  |  |
| Slave Address |  |  |  |
| WR | WRite |  |  |
|  |  |  | ACK |
| Beginning Byte $=\mathrm{N}$ |  |  |  |
|  |  |  | ACK |
| RT | Repeat starT |  |  |
| Slave Address |  |  |  |
| RD | ReaD |  |  |
|  |  |  | ACK |
|  |  |  |  |
|  |  |  | Data Byte Count=X |
| ACK |  |  |  |
|  |  | $\underset{\underset{\sim}{\infty}}{\stackrel{\otimes}{㐅}}$ | Beginning Byte N |
| ACK |  |  |  |
|  |  |  | 0 |
| 0 |  |  | 0 |
| 0 |  |  | 0 |
| 0 |  |  |  |
|  |  |  | Byte N + X - 1 |
| N | Not acknowledge |  |  |
| P | stoP bit |  |  |

SMBus Table: Output Enable Register ${ }^{1}$

| Byte 0 | Name | Control Function | Type | $\mathbf{0}$ | 1 | Default |
| :---: | :---: | :---: | :--- | :--- | :--- | :---: |
| Bit 7 | DIF OE5 | Output Enable | RW | Low/Low | Enabled | 1 |
| Bit 6 | DIF OE4 | Output Enable | RW | Low/Low | Enabled | 1 |
| Bit 5 | Reserved |  |  |  |  |  |
| Bit 4 | DIF OE3 | Output Enable | RW | Low/Low | Enabled | 1 |
| Bit 3 | DIF OE2 | Output Enable | RW | Low/Low | Enabled | 1 |
| Bit 2 | DIF OE1 | Output Enable | RW | Low/Low | Enabled | 1 |
| Bit 1 | Reserved |  |  |  |  |  |
| Bit 0 | DIF OE0 | Output Enable | RW | Low/Low | Enabled | 1 |

1. A low on these bits will overide the OE\# pin and force the differential output Low/Low

SMBus Table: PLL Operating Mode and Output Amplitude Control Register

| Byte 1 | Name | Control Function | Type | 0 | 1 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | PLLMODERB1 | PLL Mode Readback Bit 1 | R | See PLL Operating Mode Table |  | Latch |
| Bit 6 | PLLMODERB0 | PLL Mode Readback Bit 0 | R |  |  | Latch |
| Bit 5 | PLLMODE_SWCNTRL | Enable SW control of PLL Mode: | RW | Values in B1[7:6] set PLL Mode | Values in B1[4:3] set PLL Mode | 0 |
| Bit 4 | PLLMODE1 | PLL Mode Control Bit 1 | $\mathrm{RW}^{1}$ | See PLL Operating Mode Table |  | 0 |
| Bit 3 | PLLMODE0 | PLL Mode Control Bit 0 | $\mathrm{RW}^{1}$ |  |  | 0 |
| Bit 2 | Reserved |  |  |  |  | 1 |
| Bit 1 | AMPLITUDE 1 | Controls Output Amplitude | RW | $00=0.6 \mathrm{~V}$ | $01=0.7 \mathrm{~V}$ | 1 |
| Bit 0 | AMPLITUDE 0 |  | RW | $10=0.8 \mathrm{~V}$ | $11=0.9 \mathrm{~V}$ | 0 |

1. B1[5] must be set to a 1 for these bits to have any effect on the part.

SMBus Table: DIF Slew Rate Control Register

| Byte 2 | Name | Control Function | Type | 0 | 1 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | SLEWRATESEL DIF5 | Adjust Slew Rate of DIF5 | RW | Slow setting | Fast setting | 1 |
| Bit 6 | SLEWRATESEL DIF4 | Adjust Slew Rate of DIF4 | RW | Slow setting | Fast setting | 1 |
| Bit 5 | Reserved |  |  |  |  |  |
| Bit 4 | SLEWRATESEL DIF3 | Adjust Slew Rate of DIF3 | RW | Slow setting | Fast setting | 1 |
| Bit 3 | SLEWRATESEL DIF2 | Adjust Slew Rate of DIF2 | RW | Slow setting | Fast setting | 1 |
| Bit 2 | SLEWRATESEL DIF1 | Adjust Slew Rate of DIF1 | RW | Slow setting | Fast setting | 1 |
| Bit 1 | Reserved |  |  |  |  |  |
| Bit 0 | SLEWRATESEL DIF0 | Adjust Slew Rate of DIF0 | RW | Slow setting | Fast setting | 1 |

SMBus Table: Frequency Select Control Register

| Byte 3 | Name | Control Function | Type | 0 | 1 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | Reserved |  |  |  |  | 1 |
| Bit 6 | Reserved |  |  |  |  | 1 |
| Bit 5 | FREQ_SEL_EN | Enable SW selection of frequency | RW | SW frequency change disabled | SW frequency change enabled | 0 |
| Bit 4 | FSEL1 | Freq. Select Bit 1 | RW ${ }^{1}$ | See Frequency Select Table |  | 0 |
| Bit 3 | FSELO | Freq. Select Bit 0 | $\mathrm{RW}^{1}$ |  |  | 0 |
| Bit 2 | Reserved |  |  |  |  | 1 |
| Bit 1 | Reserved |  |  |  |  | 1 |
| Bit 0 | SLEWRATESEL FB | Adjust Slew Rate of FB | RW | Slow setting | Fast setting | 1 |

1. B3[5] must be set to a 1 for these bits to have any effect on the part.

Byte 4 is Reserved and reads back 'hFF

SMBus Table: Revision and Vendor ID Register


## SMBus Table: Device Type/Device ID

| Byte 6 | Name | Control Function | Type | 0 1 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | Device Type1 | Device Type | R | $\begin{gathered} 00=\mathrm{FG}, 01=\mathrm{DB} \\ 10=\mathrm{DM}, 11=\text { DB fanout only } \end{gathered}$ | 0 |
| Bit 6 | Device Type0 |  | R |  | 1 |
| Bit 5 | Device ID5 | Device ID | R | 000110 binary or 06 hex | 0 |
| Bit 4 | Device ID4 |  | R |  | 0 |
| Bit 3 | Device ID3 |  | R |  | 0 |
| Bit 2 | Device ID2 |  | R |  | 1 |
| Bit 1 | Device ID1 |  | R |  | 1 |
| Bit 0 | Device ID0 |  | R |  | 0 |

SMBus Table: Byte Count Register

| Byte 7 | Name | Control Function | Type | 0 | 1 | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 |  | Reserved |  |  |  | 0 |
| Bit 6 |  | Reserved |  |  |  | 0 |
| Bit 5 |  | Reserved |  |  |  | 0 |
| Bit 4 | BC4 | Byte Count Programming | RW | Writing to this register will configure how many bytes will be read back, default is $=8$ bytes. |  | 0 |
| Bit 3 | BC3 |  | RW |  |  | 1 |
| Bit 2 | BC2 |  | RW |  |  | 0 |
| Bit 1 | BC1 |  | RW |  |  | 0 |
| Bit 0 | BC0 |  | RW |  |  | 0 |

## Marking Diagrams



Notes:

1. "LOT" is the lot sequence number.
2. "COO" denotes country of origin.
3. "YYWW" is the last two digits of the year and week that the part was assembled.
4. Line 2: truncated part number
5. "L" denotes RoHS compliant package.
6. "I" denotes industrial temperature range device.

## Thermal Characteristics

| PARAMETER | SYMBOL | CONDITIONS | PKG |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Thermal Resistance | $\theta_{\text {Jc }}$ | Junction to Case | NDG40 | 42 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 1 |
|  | $\theta_{\mathrm{Jb}}$ | Junction to Base |  | 2.4 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 1 |
|  | $\theta_{\text {JAO }}$ | Junction to Air, still air |  | 39 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 1 |
|  | $\theta_{\mathrm{JA} 1}$ | Junction to Air, $1 \mathrm{~m} / \mathrm{s}$ air flow |  | 33 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 1 |
|  | $\theta_{\text {JA3 }}$ | Junction to Air, $3 \mathrm{~m} / \mathrm{s}$ air flow |  | 28 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 1 |
|  | $\theta_{\text {JA5 }}$ | Junction to Air, $5 \mathrm{~m} / \mathrm{s}$ air flow |  | 27 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 1 |

${ }^{1}$ ePad soldered to board

## Package Outline and Package Dimensions (NDG40)

Package dimensions are kept current with JEDEC Publication No. 95


|  | Millimeters |  |
| :---: | :---: | :---: |
| Symbol | Min | Max |
| A | 0.80 | 1.00 |
| A1 | 0 | 0.05 |
| A3 | 0.20 Reference |  |
| b | 0.18 | 0.30 |
| e | 0.40 BASIC |  |
| N | 40 |  |
| $\mathrm{~N}_{\mathrm{D}}$ | 10 |  |
| $\mathrm{~N}_{\mathrm{E}}$ | 10 |  |
| D x B BSIC | $5.00 \times 5.00$ |  |
| D2 | 3.55 | 3.80 |
| E2 | 3.55 | 3.80 |
| L | 0.30 | 0.50 |

## Ordering Information

| Part / Order Number | Shipping Packaging | Package | Temperature |
| :---: | :---: | :---: | :---: |
| 9DBV0631BKLF | Trays | $40-$ pin VFQFPN | 0 to $+70^{\circ} \mathrm{C}$ |
| 9DBV0631BKLF | Tape and Reel | $40-$ pin VFQFPN | 0 to $+70^{\circ} \mathrm{C}$ |
| 9DBV0631BKILF | Trays | $40-$ pin VFQFPN | -40 to $+85^{\circ} \mathrm{C}$ |
| 9DBV0631BKILF | Tape and Reel | $40-$-pin VFQFPN | -40 to $+85^{\circ} \mathrm{C}$ |

"LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant. " $B$ " is the device revision designator (will not correlate with the datasheet revision).

## Revision History

| Rev. | Intiator | Issue Date | Description | Page \# |
| :---: | :---: | :---: | :---: | :---: |
| A | RDW | 9/5/2012 | 1. Pinout changed from 48 to 40 pins. Paddle is now GND <br> 2. Thermal data added <br> 3. General Description/Front Page Text updated to match other 9DBVxx31 devices. <br> 4. SMBus updated. <br> 5. Power Ground Connections updated. <br> 6. Electrical tables updated. <br> 7. Move to preliminary. | Various |
| B | RDW | 9/17/2012 | 1. Changed ordering information from 9DBV0631A to 9DBV0631B |  |
| C | RDW | 2/25/2013 | 1. Changed VIH min. from $0.65^{*}$ VDD to $0.75^{*}$ VDD <br> 2. Changed VIL max. from $0.35^{*}$ VDD to $0.25^{*}$ VDD <br> 3. Added missing mid-level input voltage spec (VIM) of $0.4^{*}$ VDD to 0.6*VDD. | 6 |
| D | S.L. | 7/7/2014 | Updated top-side deive marking and associated notes. | 12 |
| E | RDW | 9/10/2014 | 1. Updated front page text for consistency. <br> 2. Updated block diagram for consistency. <br> 3. Updated electrical tables with characterization data. <br> 4. Updated SMBus nomenclature - bits did NOT change. <br> 5. Converted to new doc template. <br> 6. Changed IDD spec from 8 mA to 10 mA MAX. | Various |

## Corporate Headquarters

6024 Silver Creek Valley Road

Sales
1-800-345-7015 or 408-284-8200
Fax: 408-284-2775
www.IDT.com

## Tech Support

 email: clocks@idt.comDISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.
 expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.
 names, logos and designs, are the property of IDT or their respective third party owners.

Copyright ©2014 Integrated Device Technology, Inc.. All rights reserved.


[^0]:    ${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
    ${ }^{2}$ Input clock stopped.

[^1]:    ${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
    ${ }^{2}$ See http://www.pcisig.com for complete specs
    ${ }^{3}$ Sample size of at least 100 K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.
    ${ }^{4}$ For RMS figures, additive jitter is calculated by solving the following equation: Additive jitter = SQRT[(total jitter) ${ }^{\wedge} 2-$ (input jitter) $\wedge^{\wedge}$ ]
    ${ }^{5}$ Driven by 9FGV0831 or equivalent
    ${ }^{6}$ Rohde\&Schartz SMA100

