

TSM2307

SOT-23



Pin Definition:

1. Gate
2. Source
3. Drain

PRODUCT SUMMARY

V _{DS} (V)	R _{DS(on)} (mΩ)	I _D (A)
-30	80 @ V _{GS} = -10V	-3
	140 @ V _{GS} = -4.5V	-2

Features

- Advance Trench Process Technology
- High Density Cell Design for Ultra Low On-resistance


Application

- Load Switch
- PA Switch

Ordering Information

Part No.	Package	Packing
TSM2307CX RF	SOT-23	3Kpcs / 7" Reel

Block Diagram



P-Channel MOSFET

Absolute Maximum Rating (Ta = 25°C unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V _{DS}	-30	V
Gate-Source Voltage	V _{GS}	±20	V
Continuous Drain Current	I _D	-3	A
Pulsed Drain Current	I _{DM}	-20	A
Continuous Source Current (Diode Conduction) ^{a,b}	I _S	-1.7	A
Maximum Power Dissipation	P _D	Ta = 25°C	1.25
		Ta = 75°C	0.8
Operating Junction Temperature	T _J	+150	°C
Operating Junction and Storage Temperature Range	T _J , T _{STG}	- 55 to +150	°C

Thermal Performance

Parameter	Symbol	Limit	Unit
Junction to Case Thermal Resistance	Rθ _{JF}	75	°C/W
Junction to Ambient Thermal Resistance (PCB mounted)	Rθ _{JA}	130	°C/W

Notes:

- a. Pulse width limited by the Maximum junction temperature
- b. Surface Mounted on FR4 Board, t ≤ 5 sec.

TSM2307

Electrical Specifications (Ta = 25°C unless otherwise noted)


Parameter	Conditions	Symbol	Min	Typ	Max	Unit
Static						
Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_D = -250\mu A$	BV_{DSS}	-30	--	--	V
Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = -250\mu A$	$V_{GS(TH)}$	-1	--	-3	V
Gate Body Leakage	$V_{GS} = \pm 20V, V_{DS} = 0V$	I_{GSS}	--	--	± 100	nA
Zero Gate Voltage Drain Current	$V_{DS} = -30V, V_{GS} = 0V$	I_{DSS}	--	--	-1.0	μA
On-State Drain Current ^a	$V_{DS} \leq -5V, V_{GS} = -10V$	$I_{D(ON)}$	-6	--	--	A
Drain-Source On-State Resistance ^a	$V_{GS} = -10V, I_D = -3.0A$	$R_{DS(ON)}$	--	64	80	m Ω
	$V_{GS} = -4.5V, I_D = -2.0A$		--	103	140	
Forward Transconductance ^a	$V_{DS} = -15V, I_D = -3A$	g_{fs}	--	5	--	S
Diode Forward Voltage	$I_S = -1.7A, V_{GS} = 0V$	V_{SD}	--	--	-1.2	V
Dynamic^b						
Total Gate Charge	$V_{DS} = -15V, I_D = -3A,$ $V_{GS} = -10V$	Q_g	--	10	15	nC
Gate-Source Charge		Q_{gs}	--	1.9	--	
Gate-Drain Charge		Q_{gd}	--	2	--	
Input Capacitance	$V_{DS} = -15V, V_{GS} = 0V,$ $f = 1.0MHz$	C_{iss}	--	565	--	pF
Output Capacitance		C_{oss}	--	126	--	
Reverse Transfer Capacitance		C_{rss}	--	75	--	
Switching^c						
Turn-On Delay Time	$V_{DD} = -15V, R_L = 15\Omega,$ $I_D = -1A, V_{GEN} = -10V,$ $R_G = 6\Omega$	$t_{d(on)}$	--	10	20	nS
Turn-On Rise Time		t_r	--	9	20	
Turn-Off Delay Time		$t_{d(off)}$	--	27	50	
Turn-Off Fall Time		t_f	--	7	16	

Notes:


a. pulse test: PW $\leq 300\mu s$, duty cycle $\leq 2\%$

b. For DESIGN AID ONLY, not subject to production testing.

c. Switching time is essentially independent of operating temperature.



Switching Test Circuit



Switchin Waveforms