

DEVICES INCORPORATED

# LPR520/521 4 x 16-bit Multilevel Pipeline Register

#### FEATURES

- □ Four 16-bit Registers
- Implements Double 2-Stage Pipeline or Single 4-Stage Pipeline Register
- □ Hold, Shift, and Load Instructions
- Separate Data In and Data Out Pins
- High-Speed, Low Power CMOS Technology
- □ Three-State Outputs
- DESC SMD No. 5962-89716
- □ Available 100% Screened to MIL-STD-883, Class B
- □ Package Styles Available:
  - 40-pin Plastic DIP
  - 40-pin Ceramic DIP
  - 44-pin Plastic LCC, J-Lead

LPR520/521 BLOCK DIAGRAM

CLK

• 44-pin Ceramic LCC

### DESCRIPTION

The **LPR520** and **LPR521** are functionally compatible with the IDT29FCT520/ IDT29FCT521 and AMD Am29520/ Am29521 but have 16-bit inputs and outputs. They are implemented in low power CMOS.

The LPR520 and LPR521 contain four registers which can be configured as two independent, 2-level pipelines or as one 4-level pipeline.

The Instruction pins, I1-0, control the loading of the registers. For either device, the registers may be configured as a four-stage delay line, with data loaded into R1 and shifted sequentially through R2, R3, and R4. Also, for the LPR520, data may be loaded from the inputs into either R1 or R3 with only R2 or R4 shifting. The LPR521 differs from the LPR520 in that R2 and R4 remain unchanged during this type of data load, as shown in Tables 1 and 2. Finally, I1-0 may be set to prevent any register from changing. The S1-0 select lines control a 4-to-1 multiplexer which routes the contents of any of the registers to the Y output pins. The independence of the I and S controls allows simultaneous write and read operations on different registers.

### TABLE 1. LPR520 INSTRUCTION TABLE

<b>I</b> 1	lo	Descrip	otion		
L	L	D→R1	R1→R2	R2→R3	R3 <b>→</b> R4
L	Н	HOLD	HOLD	D→R3	R3 <b>→</b> R4
н	L	D→R1	R1→R2	HOLD	HOLD
н	н	ALL RE	GISTERS	ON HOLD	)

### TABLE 2. LPR521 INSTRUCTION TABLE

<b>I</b> 1	lo	Description					
L	L	D→R1	R1→R2	R2→R3	R3 <b>→</b> R4		
L	н	HOLD	HOLD	D→R3	HOLD		
н	L	D→R1	HOLD	HOLD	HOLD		
н	н	ALL RE	ALL REGISTERS ON HOLD				

T/	ABL	e 3. Output Select
S1	So	Register Selected
L	L	Register 4
L	н	Register 3
Н	L	Register 2
Н	н	Register 1



Pipeline Registers 06/30/95-LDS.P520/1-K



**MAXIMUM RATINGS** Above which useful life may be impaired (Notes 1, 2, 3, 8)

Storage temperature	–65°C to +150°C
Operating ambient temperature	–55°C to +125°C
Vcc supply voltage with respect to ground	–0.5 V to +7.0 V
Input signal with respect to ground	. –3.0 V to +7.0 V
Signal applied to high impedance output	. –3.0 V to +7.0 V
Output current into low outputs	25 mA
Latchup current	> 400 mA

<b>OPERATING CONDITIONS</b> To meet specified electrical and switching characteristics						
Mode Temperature Range (Ambient) Supply Voltage						
Active Operation, Commercial	0°C to +70°C	$4.75 \text{ V} \leq \mathbf{V} \text{cc} \leq 5.25 \text{ V}$				
Active Operation, Military	–55°C to +125°C	$4.50 \text{ V} \leq \textbf{V}\text{CC} \leq 5.50 \text{ V}$				

ELECTRICAL CHARACTERISTICS Over Operating Conditions (Note 4)							
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit	
<b>V</b> он	Output High Voltage	<b>V</b> cc = Min., <b>I</b> OH = -2.0 mA	2.4			V	
VOL	Output Low Voltage	<b>V</b> CC = Min., <b>I</b> OL = 8.0 mA			0.5	V	
<b>V</b> IH	Input High Voltage		2.0		Vcc	V	
VIL	Input Low Voltage	(Note 3)	0.0		0.8	V	
lix	Input Current	Ground $\leq$ <b>V</b> IN $\leq$ <b>V</b> CC (Note 12)			±20	μA	
loz	Output Leakage Current	Ground $\leq$ <b>V</b> OUT $\leq$ <b>V</b> CC (Note 12)			±20	μA	
ICC1	Vcc Current, Dynamic	(Notes 5, 6)		10	40	mA	
ICC2	Vcc Current, Quiescent	(Note 7)			1.0	mA	

### SWITCHING CHARACTERISTICS

Commercial Operating Range (0°C to +70°C) Notes 9, 10 (ns)							
		LPR520/521-					
		2	25	2	2	1	5
Symbol	Parameter	Min	Max	Min	Max	Min	Max
<b>t</b> PD	Clock to Output Delay		25		22		15
<b>t</b> SEL	Select to Output Delay		25		20		15
<b>t</b> PW	Clock Pulse Width	10		10		8	
tsi	Instruction Setup Time	13		10		6	
tнi	Instruction Hold Time	3		3		1	
tsd	Data Setup Time	13		10		6	
<b>t</b> HD	Data Hold Time	3		3		1	
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		25		21		15
tDIS	Three-State Output Disable Delay (Note 11)		25		15		12

MILITARY OPERATING RANGE (-55°C to +125°C) Notes 9, 10 (ns)							
				LPR52	0/521–		
		3	0	2	4	1	8
Symbol	Parameter	Min	Max	Min	Max	Min	Max
<b>t</b> PD	Clock to Output Delay		30		24		18
<b>t</b> SEL	Select to Output Delay		30		22		18
<b>t</b> PW	Clock Pulse Width	15		10		9	
tsi	Instruction Setup Time	15		10		8	
t⊦i	Instruction Hold Time	5		3		2	
tsd	Data Setup Time	15		10		8	
<b>t</b> HD	Data Hold Time	5		3		2	
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		25		22		16
tDIS	Three-State Output Disable Delay (Note 11)		20		16		13





### NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.

2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.

3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.

4. Actual test conditions may vary from those designated but operation is guaranteed as specified.

5. Supply current for a given application can be accurately approximated by:

$$\frac{NCV^2F}{4}$$

where

N = total number of device outputs

C = capacitive load per output

- V = supply voltage
- F = clock frequency

6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.

7. Tested with all inputs within 0.1 V of VCC or Ground, no load.

8. These parameters are guaranteed but not 100% tested.

9. AC specifications are tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tENA/tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed. For tENABLE and tDISABLE measurements, the load current is increased to 10 mA to reduce the RC delay component of the measurement.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

a. A 0.1 µF ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.

b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.

c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.

10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from

the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

11. Transition is measured  $\pm 200$  mV from steady-state voltage with specified loading.

12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.





	40-pin — 0.6" wide		44-pin	
	10 [ 1 11 [ 2 D0 [ 3 D1 [ 4 D2 [ 5 D3 [ 6 D4 [ 7 D5 [ 8 D6 [ 9 D7 [ 10 D8 [ 11] D9 [ 12 D10 [ 13 D11 [ 14 D12 [ 15 D13 [ 16 D14 [ 17 D15 [ 18 CLK [ 19 GND [ 20	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c}$	$ \begin{array}{c}                                     $
eed	Plastic DIP (P3)	Ceramic DIP (C11)	Plastic J-Lead Chip Carrier (J1)	Ceramic Leadless Chip Carrier (K2)
	0°C to +70°C — Commercia	L SCREENING		
ns				
	LPR520PC25		LPR520JC25	
ns	LPR520PC25 LPR520PC22		LPR520JC25 LPR520JC22	
ns ns	LPR520PC25 LPR520PC22 LPR520PC15		LPR520JC25 LPR520JC22 LPR520JC15	
ns ns	LPR520PC25 LPR520PC22 LPR520PC15 - <b>55°C to +125°C — Со</b> мме	RCIAL SCREENING	LPR520JC25 LPR520JC22 LPR520JC15	
ns ns	LPR520PC25 LPR520PC22 LPR520PC15 -55°С to +125°С — Сомме	rcial Screening	LPR520JC25 LPR520JC22 LPR520JC15	
ns	LPR520PC25 LPR520PC22 LPR520PC15 -55°C to +125°C — Сомме	rcial Screening	LPR520JC25 LPR520JC22 LPR520JC15	
ns	 	RCIAL SCREENING	LPR520JC25 LPR520JC22 LPR520JC15	
ns ns ns	 	rcial Screening TD-883 Compliant LPR520CMB30	LPR520JC25 LPR520JC22 LPR520JC15	LPR520KMB30
ns ns ns ns ns	 	TD-883 Compliant LPR520CMB30 LPR520CMB24 LPR520CMB18	LPR520JC25 LPR520JC22 LPR520JC15	LPR520KMB30 LPR520KMB24 LPR520KMB18



	LPR521 — ORDERING INFORMATION							
	40-pin — 0.6" wide		44-pin					
	lo [ 1 l1 [ 2 D0 [ 3 D1 [ 4 D2 [ 5 D3 [ 6 D4 [ 7 D5 [ 8 D6 [ 9 D7 [ 10 D8 [ 11 D9 [ 12 D10 [ 13 D11 [ 14 D12 [ 15 D13 [ 16 D14 [ 17 D15 [ 18 CLK [ 19 GND [ 20	40       Vcc         39       So         38       S1         37       Yo         36       Y1         35       Y2         34       Y3         33       Y4         32       Y5         31       Y6         30       Y7         29       Y8         28       Y9         27       Y10         26       Y11         25       Y12         24       Y13         23       Y14         22       Y13         23       Y14         22       Y15         21       OE	$ \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c}$	$ \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c}$				
Speed	Plastic DIP (P3)	Ceramic DIP (C11)	Plastic J-Lead Chip Carrier (J1)	Ceramic Leadless Chip Carrier (K2)				
	0°C to +70°C — Commercia	L SCREENING						
25 ns	LPR521PC25		LPR521JC25					
22 ns	LPR521PC22		LPR521JC22					
io ns	LPR521PC15		LPR521JC15					
	-55°С to +125°С — Сомме	RCIAL SCREENING						
	-55°C to +125°C - MIL-S	TD-883 COMPLIANT						
30 ns 24 ns 18 ns		LPR521CMB30 LPR521CMB24 LPR521CMB18		LPR521KMB30 LPR521KMB24 LPR521KMB18				