PRELIMINARY DATA SHEET



8M-BIT CMOS LOW-VOLTAGE FLASH MEMORY 1M-WORD BY 8-BIT EXTENDED TEMPERATURE OPERATION

Description

The μ PD29F008AL-X is a low-voltage (2.2 to 2.7 V, 2.7 to 3.6 V) flash memory configured as 8,388,608 bits (1,048,576 words × 8 bits) in 19 sectors.

It is available as a T type in which the boot sector is allocated to the highest address (sector), and a B type in which the boot sector is allocated to the lowest address (sector).

The package is a 40-pin plastic TSOP (I).

Features

- \bullet Word configuration : 1,048,576 words \times 8 bits
- Sector configuration : 19 sectors (16 Kbytes × 1 sector, 8 Kbytes × 2 sectors, 32 Kbytes × 1 sector, 64 Kbytes × 15 sectors)
- 2 types of sector configuration
 - T type : Boot sector allocated to the highest address (sector)
 - B type : Boot sector allocated to the lowest address (sector)
- Automatic program
 - Unlock bypass program
- Automatic erase
 - Chip erase
 - Sector erase (sectors can be combined freely)
 - Erase suspend / resume
- Program / Erase completion detection
 - Detection through data polling and toggle bits
 - Detection through RY (/BY) pin
- Sector protection
 - Any sector can be protected
 - Any protected sector can be temporary unprotected
- Hardware reset and standby using /RESET pin

Part number	Operating supply voltage V (MAX.)	Access time ns (MAX.)	Power supply current (Active mode) mA (MAX.)	Standby current (CMOS level input) μA (MAX.)
μ PD29F008AL-BX	3.0 +0.6 / -0.3	90, 120	30	5
μPD29F008AL-CX	2.4 +0.3 / -0.2	120, 150		

- Extended operating temperature : -25 to +85 °C
- Program / erase time
 - Program : 9.0 µs / byte (TYP.)
 - Sector erase : 1.0 s (TYP.)
- Number of program / erase : 100,000 times (MIN.)

The information in this document is subject to change without notice.

The mark ★ shows major revised points.

Ordering Information

Part number	Access time ns (MAX.)	Operating supply voltage V (MAX.)	Boot sector	Package
μ PD29F008ALGZ-B90TX-LJH	90	2.7 to 3.6	Top address (sector)	40-pin plastic TSOP (I)
μ PD29F008ALGZ-B12TX-LJH	120		(T type)	$(10 \times 20 \text{ mm})$ (Normal bent)
μ PD29F008ALGZ-B90BX-LJH	90		Bottom address (sector)	
μ PD29F008ALGZ-B12BX-LJH	120		(B type)	
µPD29F008ALGZ-B90TX-LKH	90		Top address (sector)	40-pin plastic TSOP (I)
µPD29F008ALGZ-B12TX-LKH	120		(T type)	$(10 \times 20 \text{ mm})$ (Reverse bent)
µPD29F008ALGZ-B90BX-LKH	90		Bottom address (sector)	
µPD29F008ALGZ-B12BX-LKH	120		(B type)	
µPD29F008ALGZ-C12TX-LJH	120	2.2 to 2.7	Top address (sector)	40-pin plastic TSOP (I)
µPD29F008ALGZ-C15TX-LJH	150		(T type)	$(10 \times 20 \text{ mm})$ (Normal bent)
µPD29F008ALGZ-C12BX-LJH	120		Bottom address (sector)	
µPD29F008ALGZ-C15BX-LJH	150		(B type)	
µPD29F008ALGZ-C12TX-LKH	120		Top address (sector)	40-pin plastic TSOP (I)
µPD29F008ALGZ-C15TX-LKH	150		(T type)	$(10 \times 20 \text{ mm})$ (Reverse bent)
µPD29F008ALGZ-C12BX-LKH	120		Bottom address (sector)	
µPD29F008ALGZ-C15BX-LKH	150		(B type)	

Remark For address configuration of sectors, see section 2. Sector Configuration / Sector Address Table.

Pin Configuration (Marking Side)

/xxx indicates active low signal.

NEC

40-pin Plastic TSOP (I) (10 × 20 mm) (Normal Bent)

[µPD29F008ALGZ-xxxTX-LJH]

[*µ*PD29F008ALGZ-xxxBX-LJH]

			1
A16 O		40	≺ —○ A17
A15 O		39	O GND
A14 ○>	3	38	
A13 O>	4	37	≺ —○ A19
A12 ○>	5	36	≺ ○ A10
A11 O	6	35	≺→ ○ I/07
A9 ○>	7	34	≺→ ○ I/O6
A8 O	8	33	≺→→ ○ I/O5
/WE ○──►	9	32	≺→ ○ I/O4
/RESET ○>	10	31	└───────── Vcc
NC 0	11	30	└────────── Vcc
RY(/BY) \prec 🗕	12	29	
A18 O	13	28	≺→ ○ I/O3
A7 ○	14	27	≺→ ○ I/O2
A6 O	15	26	≺> ○ I/O1
A5 ○>	16	25	≺ → ○ I/O0
A4 O►	17	24	≺ 0/OE
A3 ○>	18	23	
A2 ○>	19	22	≺ —○ /CE
A1 ○──►	20	21	≺ —○ A0
	1		

A0 - A19	: Address inputs
I/O0 - I/O7	: Data Inputs / Outputs
/CE	: Chip Enable
/WE	: Write Enable
/OE	: Output Enable
/RESET	: Hardware reset input
RY (/BY)	: Ready (Busy) output
Vcc	: Supply Voltage
GND	: Ground
NC Note	: No Connection

Note Some signals can be applied because this pin is not internally connected.

40-pin Plastic TSOP (I) (10 × 20 mm) (Reverse Bent)

[µPD29F008ALGZ-xxxTX-LKH]

[µPD29F008ALGZ-xxxBX-LKH]



A0 - A19	: Address inputs
I/O0 - I/O7	: Data Inputs / Outputs
/CE	: Chip Enable
/WE	: Write Enable
/OE	: Output Enable
/RESET	: Hardware reset input
RY (/BY)	: Ready (Busy) output
Vcc	: Supply Voltage
GND	: Ground
NC Note	: No Connection

Note Some signals can be applied because this pin is not internally connected.

Block Diagram



Contents

1.	Input / Output Pin Function	7
2.	Sector Configuration / Sector Address Table	8
3.	Bus Operations	10
	3.1 Read	10
	3.2 Write	10
	3.3 Standby	10
	3.4 Output Disable	10
	3.5 Hardware Reset	11
	3.6 Sector Protect	11
	3.7 Temporary Sector Unprotect	13
	3.8 Read Product ID Code	13
4.	Commands	14
	4.1 Writing Commands	14
	4.2 Read / Reset	15
	4.3 Read Product ID Code	15
	4.4 Program	15
	4.5 Chip Erase	16
	4.6 Sector Erase	16
	4.7 Erase Suspend / Resume	17
	4.8 Unlock Bypass	17
	4.8.1 Unlock Bypass Set	17
	4.8.2 Unlock Bypass Program	17
	4.8.3 Unlock Bypass Reset	17
	4.9 Sector Protect (By Command Input)	19
	4.10 Sector Unprotect	20
5.	Hardware Sequence Flags	22
	5.1 I/O7 (Data Polling)	22
	5.2 I/O6 (Toggle Bit)	24
	5.3 I/O2 (Toggle Bit II)	25
	5.4 I/O5 (Exceeding Timing Limits)	25
	5.5 I/O3 (Sector Erase Timer)	25
	5.6 RY (/BY) (Ready / Busy)	26
6.	Hardware Data Protection	27
	6.1 Low Vcc Write Inhibit	27
	6.2 Logical Inhibit	27
	6.3 Power-Up Write Inhibit	27
7.	Electrical Characteristics	28
8.	Package Drawings	39
9.	Recommended Soldering Conditions	41

1. Input / Output Pin Function

Pin name	Input / Output	Function
A0 - A19	Input	Address input bus
А9	Input	Address input pin. If 11.5 to 12.5 V is applied to A9, the chip enters the read product ID code mode. In this mode, and input to A0 causes the following codes to be output. A0 = Low level : Manufacturer code is output. A0 = High level : Device code is output.
I/O0 - I/O7	Input / Output	Data input / output bus.
/CE	Input	This pin inputs the signal that activates the chip. When high level, the chip enters the standby mode.
/OE	Input	This pin inputs the read operation control signal. When high level, output is disabled.
/WE	Input	This pin inputs the write operation control signal. When low level, command input is accepted.
/RESET	Input	This pin inputs hardware reset. When low level, hardware reset is performed. If 11.5 to 12.5 V is applied to /RESET, the chip enters the temporary sector unprotect mode.
RY (/BY)	Output	This pin indicates whether automatic program / erase is currently being executed. It uses open drain connection. Low level indicates the busy state during which the device is performing automatic program / erase. High level indicates the device is in the ready state and will accept the next operation. In this case, the device is either in the erase suspend mode or the standby mode.
Vcc	_	Supply Voltage
GND	-	Ground
NC	_	No Connection

2. Sector Configuration / Sector Address Table

[μPD29F008ALGZ-xxxTX]

Sector Layout

Sector Address Table

	Address	Sector address	A19	A18	A17	A16	A15	A14	A13
16 Kbytes	FFFFFH FC000H	SA18	1	1	1	1	1	1	×
8 Kbytes	FBFFFH FA000H	SA17	1	1	1	1	1	0	1
8 Kbytes	F9FFFH	SA16	1	1	1	1	1	0	0
32 Kbytes		SA15	1	1	1	1	0	×	×
64 Kbytes	EFFFFH	SA14	1	1	1	0	×	×	×
64 Kbytes		SA13	1	1	0	1	×	×	×
64 Kbytes		SA12	1	1	0	0	×	×	×
64 Kbytes		SA11	1	0	1	1	×	×	×
64 Kbytes		SA10	1	0	1	0	×	×	×
64 Kbytes	90000H	SA9	1	0	0	1	×	×	×
64 Kbytes	80000H	SA8	1	0	0	0	×	×	×
64 Kbytes	7FFFFH	SA7	0	1	1	1	×	×	×
64 Kbytes	6FFFH	SA6	0	1	1	0	×	×	×
64 Kbytes	5FFFFH 50000H	SA5	0	1	0	1	×	×	×
64 Kbytes	4FFFFH 40000H	SA4	0	1	0	0	×	×	×
64 Kbytes	3FFFFH 30000H	SA3	0	0	1	1	×	×	×
64 Kbytes	2FFFFH A 20000H Y	SA2	0	0	1	0	×	×	×
64 Kbytes	1FFFFH 10000H	SA1	0	0	0	1	×	×	×
64 Kbytes	0FFFFH 4	SA0	0	0	0	0	×	×	×

[*µ*PD29F008ALGZ-xxxBX]

Sector Layout

Sector Address Table

	Address	Sector address	A19	A18	A17	A16	A15	A14	A13
64 Kbytes	FFFFFH	SA18	1	1	1	1	×	×	×
64 Kbytes	EFFFFH	SA17	1	1	1	0	×	×	×
64 Kbytes		SA16	1	1	0	1	×	×	×
64 Kbytes	CFFFH	SA15	1	1	0	0	×	×	×
64 Kbytes	BFFFH	SA14	1	0	1	1	×	×	×
64 Kbytes		SA13	1	0	1	0	×	×	×
64 Kbytes	9FFFFH	SA12	1	0	0	1	×	×	×
64K bytes	8FFFFH	SA11	1	0	0	0	×	×	×
64 Kbytes	7FFFFH A	SA10	0	1	1	1	×	×	×
64 Kbytes	6FFFFH	SA9	0	1	1	0	×	×	×
64 Kbytes	SFFFFH	SA8	0	1	0	1	×	×	×
64 Kbytes	4FFFFH A	SA7	0	1	0	0	×	×	×
64 Kbytes	3FFFFH A	SA6	0	0	1	1	×	×	×
64 Kbytes	2FFFFH	SA5	0	0	1	0	×	×	×
64 Kbytes	1FFFFH	SA4	0	0	0	1	×	×	×
32 Kbytes		SA3	0	0	0	0	1	×	×
8 Kbytes	07FFFH 06000H	SA2	0	0	0	0	0	1	1
8 Kbytes	05FFFH 04000H	SA1	0	0	0	0	0	1	0
16 Kbytes	03FFFH 00000H	SA0	0	0	0	0	0	0	×

NEC

3. Bus Operations

The Operation modes of this device are described below.

Operation		/CE	/OE	/WE	A9	A6	A1	A0	I/O0 - I/O7	/RESET
Read		L	L	Н		Addres	s input		Data output	Н
Write		L	Н	L		Addres	s input		Data input	Н
Standby		н	×	×	×	×	×	×	Hi-Z	Н
Output disable		L	Н	Н	x x x x			Hi-Z	Н	
Hardware reset	Hardware reset			×	×	×	×	×	Hi-Z	L
Sector protect		L	Vid	Pulse	Vid	L	Н	L	×	Н
Verify sector prote	ect	L	L	Н	Vid	L	Н	L	Code	Н
Temporary sector unprotect		×	×	×	×	×	×	×	×	Vid
Read product	Manufacturer code	L	L	Н	Vid	L	L	L	Code	Н
ID code Note	Device code	L	L	Н	Vid	L	L	Н	Code	Н

Table 3-1. Bus Operation

Note The manufacturer code and device code can also be read by using commands. See section 4.3 Read Product ID Code.

Remark H : VIH, L : VIL, \times : Don't care, VID : 12.0 V \pm 0.5 V

3.1 Read

At power ON or reset (hardware reset or reset command), the device is reset to read mode.

When the device is in read mode, no command is necessary for reading data. Data can be read using the standard microprocessor read cycle.

The read mode is maintained until the contents of the command register are changed.

3.2 Write

Command write can be done using the standard microprocessor write timing.

The command is written to the command register. The command register has the function to latch the address and data necessary for executing an instruction, and does not take up memory.

When an incorrect address or data is written, or addresses and data are written in an incorrect sequence, the device is reset to the read mode.

3.3 Standby

When no write or read is performed, the device can be placed in standby mode. In this mode, the power consumption is considerably reduced.

The device goes into standby mode when the /CE and /RESET pins are maintained at VIH. At this time, the supply current can be kept at 5 μ A or below by maintaining the /CE and /RESET at Vcc ± 0.3 V.

3.4 Output Disable

The output of the device can be disabled by maintaining /OE at VIH, at which time the output goes into high impedance.

NEC

3.5 Hardware Reset

The device can be reset to read mode by maintaining the /RESET pin at VL at least during the tRP period. While the /RESET pin is held at VL, all write and read commands are ignored. Moreover, all output pins go into high impedance. At this time, the supply current can be kept at 5 μ A or below by maintaining /RESET at GND ± 0.2 V.

When performing reset, the operations in progress are all interrupted. Therefore, when reset is performed during program or erase (including erase suspend), the address or sector data become undefined. In this case, after reset is completed, perform the program or erase operation again.

3.6 Sector Protect

The sector protect function enables protection of any sector. Protected sectors cannot be programmed or erased, and any combination of up to 19 sectors can be protected.

To select the sector protect mode, apply VID to A9 and /OE. Moreover, input VIL, VIH, and VIL to A0, A1, and A6, respectively, input the sector address of the sector to be protected to A13 to A19, and input VIL to /CE.

Sector protection starts at the falling edge of the /WE pulse and ends at the rising edge of the same pulse. Maintain the sector address at a constant level during the /WE pulse interval.

To perform sector protect verification, apply VID to A9. Also input VIL, VIH, and VIL to A0, A1, and A6, respectively, and the sector address of the sector to be verified to A13 to A19. The other address pins are Don't Care (VIL is recommended.)

When read from the input sector address is performed, the sector protect verification result is output to I/O0. If the verified sector is protected, "1" is output to I/O0. If it is not protected, "0" is output.

Sector protect enables writing commands by applying V_{ID} to /RESET. Moreover, it is also possible to unprotect the sector with the same method. For details, see section **4.9** Sector Protect (by Command Input), and section **4.10** Sector Unprotect.





Note The sector protect verification result is output.

01H : The sector is protected.

 $00H\xspace$: The sector is not protected.





3.7 Temporary Sector Unprotect

Protected sector can be temporary unprotected in order to perform data program and erase.

To select the temporary sector unprotect mode, apply VID to /RESET. While this mode is selected, program and

erase can be performed even for protected sectors.

When VID stops being applied to /RESET, the sector is again protected.





3.8 Read Product ID Code

The read product ID code function enables reading the manufacturer code and device code from the device.

This function is used for example to switch the algorithm of the program device according to the device.

To select the read product ID code mode, apply ViD to A9. Moreover, input ViL to A1 and A6, and input ViL to A0 to read the manufacturer code, and ViH to read the device code. Other addresses are Don't Care (ViL is recommended.) When read is performed, the code described in Table 3-2 is output.

The manufacturer code and device code can be read by using a command. In this case, V_{ID} need not be applied to A9. See section **4.3 Read Product ID Code**.

Product ID co	de		Inputs		Code outputs								
		A6	A1	A0	I/07	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	I/O0	Hex
Manufacturer code		VIL	VIL	VIL	0	0	0	1	0	0	0	0	10H
Device code	-B××TX	Vı∟	VIL	Vін	0	0	1	1	1	1	1	0	3EH
	-В××ВХ	VIL	VIL	Vін	0	0	1	1	0	1	1	1	37H
	-C××TX	Vı∟	VIL	Vін	0	1	0	0	1	1	1	0	4EH
	-C××BX	VIL	VIL	VIH	0	1	0	0	0	1	1	1	47H

Table 3-2. Product ID Code

<u>NEC</u>

4. Commands

The commands of this device and the command write method are described below.

4.1 Writing Commands

The write cycle of a standard microprocessor is used for command write.

Commands are written to the command register. The command register functions to latch addresses and data required for instruction execution, and does not take up memory.

When an incorrect address or data is written, or addresses and data are written in an incorrect sequence, the device is reset to the read mode.

Table 4-1 lists the commands and command sequence.

Command sequence	Bus	1st bus	cycle	2nd bus	2nd bus cycle		3rd bus cycle		4th bus cycle		5th bus cycle		cycle
	cycles	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data
Read / Reset Note 1	1	×ххН	F0H	-	-	-	-	-	-	-	-	-	-
Read / Reset Note 1	3	555H	AAH	2AAH	55H	555H	F0H	RA	RD	-	-	-	-
Read product ID code	3	555H	AAH	2AAH	55H	555H	90H	IA	ID	-	-	_	-
Program	4	555H	AAH	2AAH	55H	555H	A0H	PA	PD	-	-	-	-
Chip erase	6	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	555H	10H
Sector erase	6	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	SA	30H
Sector erase suspend Note 2	1	×ххН	B0H	-	_	_	_	_	_	-	-	_	-
Sector erase resume Note 3	1	×ххН	30H	-	-	-	-	-	-	-	-	-	-
Unlock bypass set	3	555H	AAH	2AAH	55H	555H	20H	_	_	-	-	_	-
Unlock bypass program	2	×ххН	A0H	PA	PD	-	-	-	-	-	-	-	-
Unlock bypass reset	2	×××Н	90H	×ххН	00H	-	-	-	-	-	_	-	_

Table 4-1.	Command	Sequence
------------	---------	----------

Notes 1. The device is reset to read mode by either the read or reset command.

2. If B0H is input to any address during sector erase, erase is suspended.

3. If 30H is input to any address during sector erase suspend, erase is resumed.

- Remarks 1. RA : Read address.
 - RD : Read data.
 - PA : Program address.
 - PD : Program data.
 - SA : Erase address. Select the sector to be erased with a combination of A13 to A19. See section 2. Sector Configuration / Sector Address Table.
 - IA : 00000H (If reading the manufacturer code).
 - : 00001H (If reading the device code).
 - ID : 10H (manufacturer code).
 - : 3EH (B××T type device code), 4EH (C××T type device code)
 - : 37H (BxxB type device code), 47H (CxxB type device code)
 - 2. A11 to A19 are Don't Care except when selecting a program / erase address.
 - 3. For the bus operation, see section 3. Bus Operation.

NEC

4.2 Read / Reset

This command resets the device to the read mode.

When the device is in the read mode, no command is necessary for reading data. Data read can be performed using the read cycle of a standard microprocessor.

The read mode is maintained until the contents of the command register are changed.

4.3 Read Product ID code

This command is used to read the manufacturer code or the device code of the device.

The manufacturer code (10H) is output by inputting 00000H in the address using the fourth write cycle. The device code is output when 00001H is input.

The manufacturer code and device code can be read by selecting the read product ID code mode by applying VID to the A9 pin (See section **3.8 Read Product ID Code**). However, applying a high voltage to the address pin is not desirable due to system design considerations. Using this command allows reading the manufacturer code and device code without applying a high voltage to the pin.

4.4 Program

This command is used to program data.

Program is performed in 1-byte units. Program can be performed regardless of the address sequence, even if the sector limit is exceeded. However, "0" cannot be changed back into "1" through the program operation. If overwriting "1" to "0" is attempted, the program operation is interrupted and "1" is output to I/O5, or successful program is indicated in data polling, but actually the data is "0" as before.

Following write by command sequence, the pulse required for program is automatically generated inside the device and program verification is automatically performed, so that control from external is not required.

During automatic program, all commands that have been written are ignored. However, automatic program is interrupted when hardware reset is performed. Since the programmed data is not guaranteed in this case, reexecute the program command following completion of reset.

Upon completion of automatic program, the device returns to the read mode.

The operation status of automatic program can be determined by using the hardware sequence flags (I/O7, I/O6, RY (/BY) pins).

See sections 5.1 I/O7 (Data Polling), 5.2 I/O6 (Toggle Bit), and 5.6 RY (/BY) (Ready / Busy).



Figure 4-1. Program Flow Chart

NEC

4.5 Chip Erase

This command is used to erase the entire chip.

Following command sequence write, erase is performed after "0" is written to all memory cells and verification is performed, using the automatic erase function. Program before erase and control from external are not required.

During automatic erase, all commands that have been written are ignored. However, automatic erase is interrupted by hardware reset. Since erase is not guaranteed in this case, execute the chip erase command again after reset is completed.

Upon completion of automatic erase, the device returns to read mode.

The automatic erase operation status can be determined with the hardware sequence flags (I/O7, I/O6, RY (/BY) pins). See sections **5.1** I/O7 (Data Polling), **5.2** I/O6 (Toggle Bit), and **5.6** RY (/BY) (Ready / Busy).

4.6 Sector Erase

This command is used to erase sectors one at a time.

Following command sequence write, erase is performed after "0" is written to all sectors to be erased and verification is performed, using the automatic erase function. Data program before erase and control from external are not required.

Sector erase timeout starts after command sequence write. During this timeout, sectors to be erased can be added and selected. At this time, write the sector address and data (30H) of the sectors to be erased that have been added.

If the selected sectors include both protected sectors and unprotected sectors, only the unprotected sectors will be erased and the protected sectors will be ignored.

If a command other than sector erase or erase suspend is input during timeout, the device is reset to the read mode.

Automatic erase starts upon timeout completion. At this time, erase is started even if the last write cycle is not completed.

During automatic erase, all commands other than erase suspend are ignored. However, when hardware reset is performed, erase is interrupted. Since sector erase is not guaranteed in this case, reexecute the sector erase command following completion of reset.

Upon completion of automatic erase, the device returns to the read mode.

The operation status of automatic erase can be determined by using the hardware sequence flags (I/O7, I/O6, I/O2, RY (/BY) pins). See sections **5.1** I/O7 (Data Polling), **5.2** I/O6 (Toggle Bit), **5.3** I/O2 (Toggle Bit II), and **5.6** RY (/BY) (Ready / Busy).





Preliminary Data Sheet

16



Figure 4-3. Sector / Chip Erase Timing Chart



4.7 Erase Suspend / Resume

This command suspends automatic erase. During erase suspend, sectors for which erase is not performed can be written to.

Suspend can be performed for sector erase (including the timeout period), but it cannot be performed for chip erase and automatic program. Suspend can be performed for all sectors for which erase is being performed.

Following command sequence write, 20 μ s are required until automatic erase is suspended.

While automatic erase is suspended, any sector for which erase is not being performed can be read and programmed.

Whether automatic erase is suspended can be determined with the hardware sequence flags (I/O7, I/O6, I/O2 pins). See sections **5.1** I/O7 (Data Polling), **5.2** I/O6 (Toggle Bit), and **5.3** I/O2 (Toggle Bit II).

To resume erase after it has been suspended, write the command (30H) again during erase suspend.

4.8 Unlock Bypass

This device provides an unlock bypass mode to shorten the write time.

Normally, 2 unlock cycles are required during program. In contrast, with the unlock bypass mode, it is possible to perform program without unlock cycles.

In the unlock bypass mode, all commands except unlock bypass program and unlock bypass reset are ignored.

4.8.1 Unlock Bypass Set

This command sets the device to the unlock bypass mode.

4.8.2 Unlock Bypass Program

This command is used to perform program in the unlock bypass mode.

4.8.3 Unlock Bypass Reset

This command is used to quit the unlock bypass mode.

When this command is executed, the device returns to the read mode.





4.9 Sector Protect (By Command Input)

This command performs sector protect.

By applying VID to /RESET and writing 60H to any address, the device enters the sector protect or unprotect mode.

Sector protect is started by inputting the sector address of the sector to be protected to A13 to A19, inputting VIL to A0 and A6, inputting VIH to A1, and writing 60H. After a timeout of 100 μ s, sector protect is completed.

Next, with the sector address input to A13 to A19, the device enters the sector protect verify mode by inputting VL to A0 and A6, VH to A1, and writing 40H. When read is performed in this state, the sector protect verify result is output to I/O0. If "1" is output to I/O0, the verified sector is protected. If "1" was not output to I/O0, sector protect failed, so perform sector protect again.

Sector protect can also be performed by inputting VID to A9 and /OE. For details, see section 3.6 Sector Protect.



Figure 4-5. Sector Protect (By Command Input)

4.10 Sector Unprotect

This command performs sector unprotect.

Sector unprotect is performed for all sectors. Unprotect cannot be performed for specific sectors. Moreover, all sectors must be protected prior to unprotect.

The device enters the sector protect or unprotect mode by applying VID to /RESET and writing 60H to any address.

If unprotected sectors exist, first perform sector protect for these sectors. To perform sector protect, input the sector address of the sector to be protected to A13 to A19, VIL to A0 and A6, and VIH to A1, and write 60H. See section **4.9** Sector Protect (By Command Input).

Sector unprotect is started by inputting VIL to A0, VIH to A1 and A6, and writing 60H with the sector address of the sector to be unprotected input to A13 to A19. Following a timeout of 15 ms, sector unprotect is completed.

Unprotect verification must be performed for each sector.

The device enters the sector unprotect mode by inputting the sector address to A13 to A19 and writing 40H, with V_{IL} input to A0 and V_{IH} input to A1 and A6.

If reading is performed in this state, the sector unprotect verification result is output to I/O0. If the verified sector is unprotected, "0" is output to I/O0. If "0" is not output to I/O0, this means that unprotect failed, so perform sector unprotect again.

Figure 4-6. Sector Unprotect Flow Chart



5. Hardware Sequence Flags

The status of automatic program / erase operations can be determined from the status of the I/O2, I/O3, I/O5, I/O6, I/O7, and RY (/BY) pins.

Status				I/O6 ^{Note2}	I/O5 ^{Note3}	I/O3	I/O2 ^{Note1}	RY (/BY)
Progress	Program	/I/07	Toggle	0	0	1	0	
	Erase		0	Toggle	0	1	Toggle	0
	Erase suspend	Erase suspended sector	1	1	0	0	Toggle	1
		Non-erase suspended sector	Data	Data	Data	Data	Data	1
		Erase suspend program	/I/07	Toggle	0	0	1	0
Exceeding time limits	Program		/I/07	Toggle	1	0	1	0
	Erase		0	Toggle	1	1	N/A	0
	Erase suspend	Erase suspend program	/I/07	Toggle	1	0	N/A	0

Notes 1. To read I/O7 or I/O2, a valid address must be input.

- 2. To read I/O6, any address can be used.
- **3.** For I/O5, "1" is output if the automatic program / erase time exceeds the prescribed number of internal pulses.

5.1 I/O7 (Data Polling)

Data polling is a function to determine whether automatic program / erase is currently being performed by using I/O7. Data polling is valid from the rise of the last /WE in the program / erase command sequence.

Whether automatic program is currently being executed can be determined by reading from the program destination addresses. When automatic program is in progress, the complement of the data programmed last is output. Upon completion of automatic program, the true value of the programmed data, not the complement, is output.

If write is performed to an address inside a protected sector, data polling is valid for approximately 1 μ s, and then the device is reset to the read mode.

Whether automatic erase is in progress can be determined by reading from the addresses of the sector being erased. If erase is in progress, "0" is output to I/O7. When automatic erase is completed or suspended, "1" is output to I/O7.

During automatic erase, if all the selected sectors are protected, data polling is valid for approximately 100 μ s. The device is then reset to the read mode. If the selected sectors include both protected and unprotected sectors, only unprotected sectors are erased, and protected sectors are ignored.

Upon completion of automatic program / erase, after the data output to I/O7 changes from the complement to the true value, I/O7 changes asynchronously like I/O0 to I/O6 while /OE is maintained at low level.



Note I/O7 = DOUT: True value of write data (indicates completion of automatic program / erase)

Figure 5-2. Data Polling Flow Chart



5.2 I/O6 (Toggle Bit)

NEC

The toggle bit is a function that uses I/O6 to determine whether automatic program / erase is in progress.

The toggle bit becomes valid from the rise of the last /WE in the program / erase command sequence.

During automatic program / erase, I/O6 is toggled when continuous read is performed from any address. Upon automatic program / erase completion or suspend, I/O6 stops being toggled and outputs valid data for read. Continuous read control is performed with the /OE or /CE pins.

If program is performed for addresses inside a protected sector, I/O6 is toggled approximately 2 μ s, and then the device is reset to the read mode.

Moreover, if all the sectors selected at the time of automatic erase are protected, I/O6 is toggled approximately 100 μ s, and then the device is reset to the read mode. If the selected sectors include both protected and unprotected sectors, only unprotected sectors are erased, and protected sectors are ignored.

In this way, by using I/O6, it is possible to determine whether automatic erase is in progress (or suspended), but to determine which sector is being erased, I/O2 (toggle bit II) is used. See section **5.3** I/O2 (Toggle Bit II).





Note I/O6 stops the toggle (indicates automatic program / erase completion).



Figure 5-4. Toggle Bit Flow Chart

NEC

5.3 I/O2 (Toggle Bit II)

Toggle bit II is a function that determines whether automatic erase (or erase suspend) is in progress for a particular sector by using I/O2.

I/O2 is toggled when continuous read is performed from addresses in a sector during automatic erase (or erase suspend). Either /OE or /CE is used to control continuous read.

When write to a sector that is not subject to erase suspend is attempted during erase suspend, read from sectors that are not subject to erase suspend cannot be performed until program is completed. In this case, if continuous read is performed from addresses in sectors that are not subject to erase suspend, "1" is not output to I/O2.

In this way, it is possible to determine whether automatic erase (including erase suspend) is in progress for sectors specified using I/O2, but whether the state is erase in progress or erase suspend cannot be determined with I/O2. To determine this, I/O6 (toggle bit) must be used. See section **5.2** I/O6 (Toggle Bit).

5.4 I/O5 (Exceeding Timing Limits)

If the program / erase time exceeds the prescribed number of pulses during automatic program / erase (exceeding timing limit), "1" is output to I/O5 and automatic program / erase failure is indicated.

Moreover, if overwriting "0" to "1" is attempted, the device judges data overwrite to be impossible, and "1" is output to I/O5 when the timing limit is exceeded.

When this happens, execute command reset.

5.5 I/O3 (Sector Erase Timer)

A 50 μ s timeout period occurs following write with the sector erase command sequence before automatic erase starts.

During this timeout period, "0" is output to I/O3. When automatic erase starts upon completion of the timeout period, "1" is output to I/O3.

If sector erase is performed, first confirm whether the device has received a command by using I/O7 (data polling) or I/O6 (toggle bit). Then, using I/O3, check whether automatic erase has started. If I/O3 is "0", the timeout period is not over, and so it is possible to add sectors to erase. If I/O3 is "1", automatic erase starts and other commands (except erase suspend) are ignored until erase is completed.

If a sector to erase is added during the sector erase timeout period, it is recommended to check I/O3 prior to and following the addition. If I/O3 is "1" following the addition, that addition may not be accepted.

5.6 RY (/BY) (Ready / Busy)

The RY (/BY) pin is a dedicated output pin used to check whether automatic program / erase is in progress.

During automatic program / erase, "0" is output to the RY (/BY) pin. If "1" is output, this signifies that the device is either in the read mode (including erase suspend) or standby mode.

Since the RY (/BY) pin is an open-drain output pin, it is possible to connect several RY (/BY) pins in series by connecting a pull-up resistor to Vcc.





6. Hardware Data Protection

This device requires two unlock cycles for program / erase command sequence to prevent illegal program / erase. Moreover, a hardware data protect function is provided as follows.

6.1 Low Vcc Write Inhibit

To prevent an illegal write cycle during Vcc transition, the command register and program / erase circuit is disabled and all write cycles are ignored while Vcc is VLKO or lower. Write commands are ignored until Vcc becomes equal to or greater than VLKO.

6.2 Logical Inhibit

The write cycle is inhibited under any of the following conditions : /OE = VIL, /CE = VIH, or /WE = VIH. To start a write cycle, /CE = VIL and /WE = VIL must be set while /OE = VIH.

6.3 Power-Up Write Inhibit

Even if $/WE = /CE = V_{IL}$ and $/OE = /V_{IH}$ are satisfied at power-up, no commands are accepted at the rising edge of /WE. The device is automatically reset to the read mode at power ON.

7. Electrical Characteristics

Absolute Maximum Ratings

Condition	Symbol	Т	est condition	Rating	Unit
Supply voltage	Vcc	with respect to GND		–0.5 to + 5.5	V
Input voltage	Vı	with respect to GND	except GND, A9, /RESET, /OE	-0.5 ^{Note 1} to +5.5 ^{Note 2}	V
			GND, A9, /RESET, /OE	-0.5 ^{Note 1} to +13.5 ^{Note 2}	
Output voltage	Vo	with respect to GND		$-0.5^{Note 1}$ to Vcc +0.5 $^{Note 2}$	V
Ambient operating temperature	TA			-25 to +85	°C
Storage temperature	Tstg			-65 to +125	°C
	Tbias	under bias		–25 to +85	

Notes 1. -2.0 V (MIN.) (pulse width ≤ 20 ns)

- **2.** Vcc + 2.0 V (MAX.) (pulse width \leq 20 ns)
- Caution Exposing the device to stress above those listed in Absolute Maximum Rating could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Capacitance (TA = 25 °C, f = 1 MHz)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	Cı	Vin = 0 V		6.0	7.5	pF
Output capacitance	Co	Vout = 0 V		8.5	12.0	pF

Recommended Operating Conditions

Parameter	Symbol	Test condition	B90X, B12X			C	12X	Unit	
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Supply voltage	Vcc		2.7		3.6	2.2		2.7	V
High level input voltage	Vін		2.0		Vcc+0.3 ^{Note 1}	0.7×Vcc		Vcc+0.3 ^{Note 1}	V
	Vid	High voltage is applied (A9, /RESET, /OE)	11.5		12.5	11.5		12.5	
Low level input voltage	Vil		-0.5 ^{Note 2}		+0.8	-0.5 ^{Note 2}		+0.8	V
Ambient operating temperature	TA		-25		+85	-25		+85	°C

Notes 1. Vcc + 0.6 V (MAX.) (pulse width \leq 20 ns)

2. -0.6 V (MIN.) (pulse width $\leq 20 \text{ ns}$)

Parameter		Symbol	Test condition	-B9	ЮХ, -В [^]	12X	-C	Unit		
				MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
High level outp	ut voltage	Voh1	Іон = -2.0 mA, Vcc = Vcc (MIN.)	2.4			0.85×Vcc			V
		Vон2	Iон = $-100 \ \mu$ A, Vcc = Vcc (MIN.)	Vcc-0.4			Vcc-0.4			
Low level output voltage		Vol	IoL = 4.0 mA, Vcc = Vcc (MIN.)			0.45			0.45	V
Input leakage of	current	Iui	VI = GND to Vcc, Vcc = Vcc (MAX.)	-1.0		+1.0	-1.0		+1.0	μΑ
u	nder high voltage	LI2	A9, /OE, /RESET = 12.5 V			35			35	
Output leakage	current	Ilo	Vo = GND to Vcc, Vcc = Vcc (MAX.)	-1.0		+1.0	-1.0		+1.0	μΑ
Supply voltage	Read	Icc1	/CE = VIL, /OE = VIH, 5 MHz, Iouт = 0 mA		7	12		7	12	mA
	Program, Erase	Icc2	/CE = VIL, /OE = VIH		20	30			30	mA
	Standby	Іссз	Vcc = Vcc (MAX.), /CE = Vcc ± 0.3 V, /RESET = Vcc ± 0.3 V, /OE = ViL		0.2	5		0.075	5	μA
			Vcc = Vcc (MAX.), /CE = ViH, /RESET = ViH, /OE = ViL			250				
	Standby, Reset	Icc4	Vcc = Vcc (MAX.), /RESET = GND ± 0.2 V		0.2	5		0.075	5	μA
			Vcc = Vcc (MAX.), /RESET = V⊫			250				
	Automatic sleep	Icc5	$V_{\text{IH}} = V_{\text{CC}} \pm 0.2 \text{ V}, \text{ V}_{\text{IL}} = \text{GND} \pm 0.2 \text{ V}$		0.2	5		0.075	5	μA
	mode		/CE = VIL, /OE = VIH			250				
Low Vcc lock-o	ut voltage ^{Note}	Vlko		2.3		2.5	1		1.5	V

DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)

Note When Vcc is equal to or lower than VLKO, the device ignores all write cycles. See section 6.1 Low Vcc Write Inhibit.

AC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)

AC Test Conditions [μPD29F008AL-BxxxX] Input Waveform (Rise and Fall Time \leq 5 ns) 3.0 V -——— Test points — 1.5 V \prec 🗕 → 1.5 V 0V -**Output Waveform** 3.0 V —— 1.5 V 🖛 Test points ► 1.5 V 0 V — [µPD29F008AL-CxxxX] Input Waveform (Rise and Fall Time \leq 5 ns) 2.5 V — 1.0 V 🗲 Test points - 1.0 V 0 V -**Output Waveform** 2.5 V -1.0 V 🖛 Test points + 1.0 V 0 V — [*µ*PD29F008AL-BxxxX, CxxxX] **Output Load** 1.3 V ⋨ μPD29F008AL-X \leq 3.3 k Ω 1/00 - 1/07 -O Test point **=** C∟ = 100 pF TT

Remark CL includes capacitance of the probe and jig, and stray capacitances.

NEC

Read Cycle

Parameter	Symbol	Test condition	-B90X		0X -B12X		-C12X		-C1	15X	Unit	Note
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	trc		90		120		120		150		ns	
Address access time	tacc	$/CE = /OE = V_{IL}$		90		120		120		150	ns	
/CE access time	tce	/OE = VIL		90		120		120		150	ns	
/OE access time	toe			35		50		50		55	ns	
Output disable time	tdf			30		30		30		40	ns	
Output hold time	tон		0		0		0		0		ns	
/RESET high time before read	tкн		50		50		50		50		ns	
/RESET pin low to read mode	t READY			20		20		20		20	μs	

Read Cycle Timing Chart 1



Read Timing Chart 2



Write Cycle (Program / Erase) (/WE Controlled)

Parameter		Symbol		-B90X			-B12X	(-C12X	(-C15X		Unit	Note
			MIN.	TYP.	MAX.											
Write cycle time		twc	90			120			120			150			ns	
Address setup time		tas	0			0			0			0			ns	
Address hold time		tан	45			50			65			65			ns	
Data setup time		tos	45			50			65			65			ns	
Data hold time		tон	0			0			0			0			ns	
/OE setup time		toes	0			0			0			0			ns	
/OE hold time	Read	tоен	0			0			0			0			ns	
	Toggle bit, Data poling		10			10			10			10			ns	
Read recovery time	e before write	tgнw∟	0			0			0			0			ns	
/CE setup time		tcs	0			0			0			0			ns	
/CE hold time		tсн	0			0			0			0			ns	
Write pulse width		twp	35			50			65			65			ns	
Write pulse width h	nigh	twpн	30			30			35			35			ns	
Programming oper	ation time	twnwn1		9			9			9			9		μs	
Sector erase opera	ation time	twnwn2		1			1			1			1		s	1
Vcc setup time		tvcs	50			50			50			50			μs	
Voltage transition t	ime	tvlht	4			4			4			4			μs	2
Write pulse width during sector prote	ct	twpp	100			100			100			100			μs	2
/OE setup time for	valid /WE	toesp	4			4			4			4			μs	2
/CE setup time for	valid /WE	tcsp	4			4			4			4			μs	2
RY (/BY) recovery	time	trв	0			0			0			0			ns	
/RESET pulse widt	h	trp	500			500			500			500			ns	
/RESET hold time	before read	tкн	500			500			500			500			ns	
RY (/BY) delay tim from /RESET low	е	t rrb	20			20			20			20			μs	
RY (/BY) delay tir program or erase of	ne from valid operation	tBUSY	90			90			90			90			ns	

Notes 1. The preprogramming time prior to the erase operation is not included.

2. Sector protect only.

Write Cycle Timing Chart (/WE Controlled)



- **Remarks 1.** This timing chart shows the last two write cycles among the write command sequence's four write cycles, and data polling.
 - 2. PA : Write address
 - PD : Write data
 - /I/O7 : The output of the complement of the data written to the device.

 $\mathsf{D}_{\mathsf{OUT}}$: The output of the data written to the device.



Sector / Chip Erase Timing Chart

Note SA is the sector address to be erased. In the case of chip erase, input 555H.

Write Cycle (Program / Erase) (/CE Controlled)

Parameter		Symbol		-B90X			-B12>	<		-C12X	(-C15X			Unit	Note
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
Write cycle time		twc	90			120			120			150			ns	
Address setup time	Э	tas	0			0			0			0			ns	
Address hold time		tан	45			50			65			65			ns	
Data setup time		tos	45			50			65			65			ns	
Data hold time		tон	0			0			0			0			ns	
/OE setup time		toes	0			0			0			0			ns	
/OE hold time	Read	tоен	0			0			0			0			ns	
	Toggle bit, Data poling		10			10			10			10			ns	
Read recovery time	e before write	t GHWL	0			0			0			0			ns	
/WE setup time		tws	0			0			0			0			ns	
/WE hold time		twн	0			0			0			0			ns	
Write pulse width		t CP	35			50			65			65			ns	
Write pulse width h	nigh	tсрн	30			30			35			35			ns	
Programming operation twhwh		twnwn1		9			9			9			9		μs	
Sector erase opera	ation	twnwn2		1			1			1			1		S	1

Note 1. The preprogramming time prior to the erase operation is not included.

Write Cycle Timing Chart (/CE Controlled)



- **Remarks 1.** This timing chart shows the last two write cycles among the write command sequence's four write cycles, and data polling.
 - 2. PA : Write address

PD : Write data

/I/O7 : The output of the complement of the data written to the device.

DOUT : The output of the data written to the device.

Sector Protect Timing Chart

NEC



Remark SAx : First sector address

SAy : Next sector address

- Note The sector protect verification result is output.
 - 01H : The sector is protected.
 - 00H : The sector is not protected.

Temporary Sector Unprotect Timing Chart



Data Polling during Automatic Program / Erase Operations Timing Chart



Note I/O7 = Dout : True value of write data (indicates automatic program / erase completion)

Toggle Bit during Automatic Program / Erase Operations Timing Chart



Note I/O6 stops toggle (indicates automatic program / erase completion)

RY (/BY) during Write / Erase Operations Timing Chart



Reset / RY (BY) Timing Chart



8. Package Drawings

NEC

40 PIN PLASTIC TSOP(I) (10x20)



NOTES

- 1. Controlling dimention millimeter.
- 2. Each lead centerline is located within 0.08 mm (0.003 inch) of its true position (T.P.) at maximum material condition.
- 3. "A" excludes mold flash. (Includes mold flash : 10.4 mm MAX. <0.410 inch MAX.>)

ITEM	MILLIMETERS	INCHES
А	10.0±0.1	$0.394^{+0.004}_{-0.005}$
В	0.45 MAX.	0.018 MAX.
С	0.5 (T.P.)	0.020 (T.P.)
D	0.22±0.05	$0.009^{+0.002}_{-0.003}$
G	0.97±0.05	$0.038 \substack{+0.003 \\ -0.002}$
I	18.4±0.1	$0.724^{+0.005}_{-0.004}$
J	0.8±0.1	$0.031^{+0.005}_{-0.004}$
к	0.145±0.05	$0.006^{+0.004}_{-0.002}$
L	0.5	0.020
М	0.10	0.004
Ν	0.10	0.004
Р	20.0±0.2	$0.787^{+0.009}_{-0.008}$
Q	0.1±0.05	$0.004\substack{+0.002\\-0.003}$
R	3°+5° -3°	3°+5° -3°
S	1.2 MAX.	0.047 MAX.
Т	0.25	0.010
U	0.6±0.15	$0.024^{+0.006}_{-0.007}$
		S40GZ-50-LJH1

40 PIN PLASTIC TSOP(I) (10x20)



NOTES

- 1. Controlling dimention millimeter.
- 2. Each lead centerline is located within 0.08 mm (0.003 inch) of its true position (T.P.) at maximum material condition.
- 3. "A" excludes mold flash. (Includes mold flash : 10.4 mm MAX. <0.410 inch MAX.>)

ITEM	MILLIMETEDS	
	MILLIMETERS	
Α	10.0±0.1	$0.394^{+0.004}_{-0.005}$
В	0.45 MAX.	0.018 MAX.
С	0.5 (T.P.)	0.020 (T.P.)
D	0.22±0.05	$0.009^{+0.002}_{-0.003}$
G	0.97±0.05	$0.038^{+0.003}_{-0.002}$
I	18.4±0.1	$0.724^{+0.005}_{-0.004}$
J	0.8±0.1	$0.031^{+0.005}_{-0.004}$
к	0.145±0.05	$0.006^{+0.002}_{-0.003}$
L	0.5	0.020
М	0.10	0.004
N	0.10	0.004
Р	20.0±0.2	$0.787^{+0.009}_{-0.008}$
Q	0.1±0.05	$0.004^{+0.002}_{-0.003}$
R	3°+5° -3°	3°+5° -3°
S	1.2 MAX.	0.047 MAX.
Т	0.25	0.010
U	0.6±0.15	0.024+0.006 -0.007
		S40GZ-50-LKH1

9. Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the μ PD29F008AL-X.

Type of Surface Mount Device

NEC

[MEMO]

- NOTES FOR CMOS DEVICES -

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

NEC

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed imme-diately after power-on for devices having reset function. [MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

- Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.

M4 96.5