



KERSEMI

PD-95033A

IRFR2407PbF IRFU2407PbF

HEXFET® Power MOSFET

- Surface Mount (IRFR2407)
- Straight Lead (IRFU2407)
- Advanced Process Technology
- Dynamic dv/dt Rating
- Fast Switching
- Fully Avalanche Rated
- Lead-Free


Description

Seventh Generation HEXFET® Power MOSFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.

The D-Pak is designed for surface mounting using vapor phase, infrared, or wave soldering techniques. The straight lead version (IRFU series) is for through-hole mounting applications. Power dissipation levels up to 1.5 watts are possible in typical surface mount applications.

Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	42⑥	
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	29⑥	
I_{DM}	Pulsed Drain Current ①	170	
$P_D @ T_C = 25^\circ C$	Power Dissipation	110	W
	Linear Derating Factor	0.71	W/ $^\circ C$
V_{GS}	Gate-to-Source Voltage	± 20	V
E_{AS}	Single Pulse Avalanche Energy ②	130	mJ
I_{AR}	Avalanche Current ③	25	A
E_{AR}	Repetitive Avalanche Energy ④	11	mJ
dv/dt	Peak Diode Recovery dv/dt ⑤	5.0	V/ns
T_J	Operating Junction and	-55 to + 175	
T_{STG}	Storage Temperature Range		$^\circ C$
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting Torque, 6-32 or M3 screw	10 lbf·in (1.1N·m)	



Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	1.4	
$R_{\theta JA}$	Junction-to-Ambient (PCB mount)*	—	50	$^\circ C/W$
$R_{\theta JA}$	Junction-to-Ambient	—	110	

* When mounted on 1" square PCB (FR-4 or G-10 Material).
For recommended footprint and soldering techniques refer to application note #AN-994

IRFR/U2407PbF

Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	75	—	—	V	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.078	—	$\text{V}/^\circ\text{C}$	Reference to 25°C , $I_D = 1\text{mA}$
$R_{DS(\text{on})}$	Static Drain-to-Source On-Resistance	—	0.0218	0.026	Ω	$V_{GS} = 10\text{V}, I_D = 25\text{A}$ ④
$V_{GS(\text{th})}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{DS} = 10\text{V}, I_D = 250\mu\text{A}$
g_{fs}	Forward Transconductance	27	—	—	S	$V_{DS} = 25\text{V}, I_D = 25\text{A}$
I_{DSS}	Drain-to-Source Leakage Current	—	—	20	μA	$V_{DS} = 75\text{V}, V_{GS} = 0\text{V}$
		—	—	250		$V_{DS} = 60\text{V}, V_{GS} = 0\text{V}, T_J = 150^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	200	nA	$V_{GS} = 20\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-200		$V_{GS} = -20\text{V}$
Q_g	Total Gate Charge	—	74	110	nC	$I_D = 25\text{A}$
Q_{gs}	Gate-to-Source Charge	—	13	19		$V_{DS} = 60\text{V}$
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	22	34		$V_{GS} = 10\text{V}$ ④
$t_{d(on)}$	Turn-On Delay Time	—	16	—	ns	$V_{DD} = 38\text{V}$ $I_D = 25\text{A}$ $R_G = 6.8\Omega$ $V_{GS} = 10\text{V}$ ④
t_r	Rise Time	—	90	—		
$t_{d(off)}$	Turn-Off Delay Time	—	65	—		
t_f	Fall Time	—	66	—		
L_D	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6mm (0.25in.) from package and center of die contact
L_S	Internal Source Inductance	—	7.5	—		
C_{iss}	Input Capacitance	—	2400	—	pF	$V_{GS} = 0\text{V}$
C_{oss}	Output Capacitance	—	340	—		$V_{DS} = 25\text{V}$
C_{rss}	Reverse Transfer Capacitance	—	77	—		$f = 1.0\text{MHz}$, See Fig. 5
C_{oss}	Output Capacitance	—	15700	—		$V_{GS} = 0\text{V}, V_{DS} = 1.0\text{V}, f = 1.0\text{MHz}$
C_{oss}	Output Capacitance	—	220	—		$V_{GS} = 0\text{V}, V_{DS} = 60\text{V}, f = 1.0\text{MHz}$
$C_{oss \text{ eff.}}$	Effective Output Capacitance ⑤	—	220	—		$V_{GS} = 0\text{V}, V_{DS} = 0\text{V to } 60\text{V}$

Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I_S	Continuous Source Current (Body Diode)	—	—	42⑥	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) ①	—	—	170		
V_{SD}	Diode Forward Voltage	—	—	1.3	V	$T_J = 25^\circ\text{C}, I_S = 25\text{A}, V_{GS} = 0\text{V}$ ④
t_{rr}	Reverse Recovery Time	—	100	150	ns	$T_J = 25^\circ\text{C}, I_F = 25\text{A}$
Q_{fr}	Reverse Recovery Charge	—	400	600	nC	$dI/dt = 100\text{A}/\mu\text{s}$ ④
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S + L_D$)				





Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting $T_J = 25^\circ\text{C}$, $L = 0.42\text{mH}$
 $R_G = 25\Omega$, $I_{AS} = 25\text{A}$.
- ③ $I_{SD} \leq 25\text{A}$, $di/dt \leq 290\text{A}/\mu\text{s}$, $V_{DD} \leq V_{(\text{BR})\text{DSS}}$, $T_J \leq 175^\circ\text{C}$
- ④ Pulse width $\leq 300\mu\text{s}$; duty cycle $\leq 2\%$.
- ⑤ $C_{oss \text{ eff.}}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}
- ⑥ Calculated continuous current based on maximum allowable junction temperature. Package limitation current is 30A



KERSEMI

IRFR/U2407PbF



IRFR/U2407PbF




Fig 5. Typical Capacitance Vs.
Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs.
Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode
Forward Voltage




Fig 8. Maximum Safe Operating Area



KERSEMI

IRFR/U2407PbF




Fig 9. Maximum Drain Current Vs.
Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

IRFR/U2407PbF




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform






Fig 13b. Gate Charge Test Circuit



KERSEMI

IRFR/U2407PbF

Peak Diode Recovery dv/dt Test Circuit




* $V_{GS} = 5V$ for Logic Level Devices

Fig 14. For N-Channel HEXFET® Power MOSFETs

IRFR/U2407PbF

D-Pak (TO-252AA) Package Outline

Dimensions are shown in millimeters (inches)



NOTES:					
1.0 DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.					
2.0 DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS].					
3.0 LEAD DIMENSION UNCONTROLLED IN LS.					
4.0 DIMENSION D1 AND E1 ESTABLISH A MINIMUM MOUNTING SURFACE FOR THERMAL PAD.					
5.0 SECTION A-A DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 [0.127] AND .010 [0.254] FROM THE LEAD TIP TO THE FLAT SECTION OF THE LEAD BETWEEN .005 [0.127] AND .005" [0.127] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.					
6.0 DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" [0.127] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.					
7.0 OUTLINE CONFORMS TO JEDEC OUTLINE TO-252AA.					

SYMBOL	DIMENSIONS				NOTES
	MILLIMETERS	INCHES	MIN.	MAX.	
A	2.18	.239	.086	.094	
A1		.015		.005	
b	.64	.025	.025	.035	5
b1	.64	.025	.025	.031	5
b2	.76	.030	.030	.045	
b3	4.95	.195	.195	.215	
c	.46	.018	.018	.024	5
c1	.41	.016	.016	.022	5
c2	.46	.018	.018	.035	5
D	5.97	.235	.235	.245	6
D1	5.21	.205	.205		4
E	6.35	.250	.250	.265	6
E1	4.32	.170	.170		4
e	2.29		.090	.090 BSC	
H	9.40	.370	.370	.410	
L	1.49	.058	.058	.070	
L1	2.74 REF.		.108 REF.		
L2	.0591 BSC		.020 BSC		
L3	.89	.127	.055	.050	
L4		.102		.040	
L5	1.14	.152	.045	.060	
ø	0"	.10"	.00"	.10"	
ø1	0"	.15"	.00"	.15"	

LEAD ASSIGNMENTS	
SYMBOL	FUNCTION
1	GATE
2	COLLECTOR
3	SOURCE
4	DRAIN

IGBTs, CoPACK	
SYMBOL	FUNCTION
1	GATE
2	COLLECTOR
3	EMITTER
4	COLLECTOR


D-Pak (TO-252AA) Part Marking Information

EXAMPLE: THIS IS AN IRFR120
WITH ASSEMBLY
LOT CODE 1234
ASSEMBLED ON WW 16, 1999
IN THE ASSEMBLY LINE "A"

Note: "P" in assembly line position
indicates "Lead-Free"

INTERNATIONAL
RECTIFIER
LOGO

ASSEMBLY
LOT CODE




PART NUMBER

DATE CODE
YEAR 9 = 1999
WEEK 16
LINE A

OR

INTERNATIONAL
RECTIFIER
LOGO

ASSEMBLY
LOT CODE



PART NUMBER

DATE CODE
P = DESIGNATES LEAD-FREE
PRODUCT (OPTIONAL)
YEAR 9 = 1999
WEEK 16
A = ASSEMBLY SITE CODE




KERSEMI

IRF/U2407PbF

I-Pak (TO-251AA) Package Outline

Dimensions are shown in millimeters (inches)




SYMBOL	DIMENSIONS		NOTES
	MILLIMETERS	INCHES	
	MIN.	MAX.	
A	2.18	2.39	.086 .094
A1	0.89	1.14	.035 .045
b	0.64	0.89	.025 .035
b1	0.64	0.79	.025 .031
b2	0.76	1.14	.030 .045
b3	0.76	1.04	.030 .041
b4	5.00	5.46	.195 .215
c	0.46	0.61	.018 .024
c1	0.41	0.56	.016 .022
c2	0.46	0.86	.018 .035
D	5.97	6.22	.235 .245
D1	5.21	-	.205 -
E	6.35	6.73	.250 .265
E1	4.32	-	.170 -
e	2.29		.090 BSC
L	8.89	9.60	.350 .380
L1	1.91	2.29	.075 .090
L2	0.89	1.27	.035 .050
L3	1.14	1.52	.045 .060
e1	0'	15'	0' 15'

LEAD ASSIGNMENTS

HEXFET

- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE
- 4.- DRAIN




I-Pak (TO-251AA) Part Marking Information

EXAMPLE: THIS IS AN IRFU120
WITH ASSEMBLY
LOT CODE 5678
ASSEMBLED ON WV 19, 1999
IN THE ASSEMBLY LINE "A"

Note: "P" in assembly line
position indicates "Lead-Free"

INTERNATIONAL
RECTIFIER
LOGO


ASSEMBLY
LOT CODE



PART NUMBER

PART NUMBER
DATE CODE
YEAR 9 = 1999
WEEK 19
LINE A

OR






IRFR/U2407PbF


D-Pak (TO-252AA) Tape & Reel Information

Dimensions are shown in millimeters (inches)



NOTES :

1. CONTROLLING DIMENSION : MILLIMETER.
2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES :

1. OUTLINE CONFORMS TO EIA-481.